

March 1998 Revised October 2004

74VCX16500

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16500 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB <u>and OEBA</u>), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when <u>LEAB</u> is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is <u>stored in</u> the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a high-impedance state.

<u>Data flow</u> for B to <u>A is similar</u> to that of A to B but uses <u>OEBA</u>, LEBA, and <u>CLKBA</u>. The output enables are complementary (OEAB is active HIGH and <u>OEBA</u> is active IOW)

The VCX16500 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74VCX16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (A to B, B to A)
 2.9 ns max for 3.0V to 3.6V V_{CC}
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model >200V

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pull-up resistor and $\overline{\text{OEAB}}$ should be tied to GND through a pull-down resistors; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:


Order Number	Package Number	Package Description
74VCX16500MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2004 Fairchild Semiconductor Corporation

DS500089

Connection Diagram



Pin Descriptions

Pin Names	Description
OEAB	Output Enable Input for A to B Direction (Active HIGH)
OEBA	Output Enable Input for B to A Direction (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs

Function Table (Note 2)

	Inp	Outputs		
OEAB	LEAB	CLKAB	$\mathbf{A}_{\mathbf{n}}$	B _n
L	Х	Х	Х	Z
Н	Н	X	L	L
Н	Н	X	Н	н
н	L	\downarrow	L	L
н	L	\downarrow	Н	н
н	L	Н	X	B ₀ (Note 3)
н	L	L	Χ	B ₀ (Note 4)

H = HIGH Voltage Level


Note 2: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA and $\overline{\text{CLKBA}}$. $\overline{\text{OEBA}}$ is active LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

Note 4: Output level before the indicated steady-state input conditions were established, provided that $\overline{\text{CLKAB}}$ was LOW before LEAB went LOW.

L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance



Absolute Maximum Ratings(Note 5)

-0.5V to +4.6V Supply Voltage (V_{CC}) -0.5V to +4.6V DC Input Voltage (V_I) Output Voltage (V_O)

Outputs 3-STATED -0.5V to +4.6VOutputs Active (Note 6) -0.5 to $V_{CC} + 0.5V$

DC Input Diode Current (I_{IK}) $V_I < 0V$

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$ -50 mA $V_O > V_{CC}$ +50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or Ground Current per

Supply Pin (I_{CC} or Ground) ±100 mA -65°C to +150°C

Storage Temperature Range (T_{STG})

Recommended Operating Conditions (Note 7)

Power Supply

-50 mA

1.4V to 3.6V Operating Input Voltage -0.3V to 3.6V

Output Voltage (V_O)

Output in Active States 0V to V_{CC} Output in 3-STATE 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0 \text{V to } 3.6 \text{V}$ ±24 mA

 $V_{CC} = 2.3V$ to 2.7V±18 mA $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA

 $V_{CC} = 1.4V \text{ to } 1.6V$ ±2 mA

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 5: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 6: In Absolute Maximum Rating must be observed.

Note 7: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	$0.65 \times V_{CC}$		V
			1.4 - 1.6	0.65 x V _{CC}		
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		$0.35 \times V_{\rm CC}$	V
			1.4 - 1.6		$0.35 \times V_{\rm CC}$	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		I _{OH} = -100 μA	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	(V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		I _{OL} = 2 mA	1.4		0.35	
I _I	Input Leakage Current	0V ≤ V _I ≤ 3.6V	2.7 - 3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	1.4 - 3.6		±10.0	μА
		$V_I = V_{IH}$ or V_{IL}	1.4 - 3.0		±10.0	μА
I _{OFF}	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10.0	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		20.0	^
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 8)}$	1.4 - 3.6		±20.0	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} - 0.6V	2.7 - 3.6		750	μΑ

Note 8: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 9)

Symbol	I Parameter	Conditions	V _{CC}	$T_A = -40^\circ$	= - 40°C to +85°C		Figure
Symbol		Conditions	(V)	Min	Max	Units	Number
f _{MAX}	Maximum Clock Frequency	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	250			
			2.5 ± 0.2	200			
			1.8 ± 0.15	100		MHz	
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	80.0			
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	2.9		
t _{PLH}	Bus-to-Bus		2.5 ± 0.2	0.8	3.5		Figures 1, 2
			1.8 ± 0.15	1.5	7.0	ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figures 5, 6
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	4.2		T
t _{PLH}	Clock-to-Bus		2.5 ± 0.2	0.8	5.3		Figures 1, 2
			1.8 ± 0.15	1.5	9.8	ns	1,2
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	19.6		
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.8		
t _{PLH}	LE-to-Bus		2.5 ± 0.2	0.8	4.9		Figures 1, 2
			1.8 ± 0.15	1.5	9.8	ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	19.6		
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.8		
t_{PZH}			2.5 ± 0.2	0.8	4.9		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	1, 5, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 9, 10
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.7		1
t_{PHZ}			2.5 ± 0.2	0.8	4.2		Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.6	ns	., 0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 7, 9, 10
t _S	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5			Fi
			1.8 ± 0.15	2.5		ns	Figure 6
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	3.0			
t _H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.0			
			2.5 ± 0.2	1.0		20	Eiguro 6
			1.8 ± 0.15	1.0		ns	Figure 6
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	2.0			
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5			Fi 5
			1.8 ± 0.15	4.0		ns	Figure 5
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	4.0			
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
toslh	(Note 10)		2.5 ± 0.2		0.5		
			1.8 ± 0.15		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 9: For $C_L = 50 pF$, add approximately 300ps to the AC maximum specification.


Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{CC}	$T_A = +25^{\circ}C$	Units
Cymbol	i didilietei	Conditions	(V)	Typical	Onito
V _{OLP}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
	Peak V _{OL}		2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	,
	Valley V _{OL}		2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
	Valley V _{OH}		2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
C _{IN}	Input Capacitance	$V_1 = 0V \text{ or } V_{CC}$ $V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	6.0	pF
C _{I/O}	Output Capacitance	$V_I = 0V$, or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	7.0	pF
		V _{CC} = 1.8V, 2.5V or 3.3V	7.0	ρı
C _{PD}	Power Dissipation Capacitance	$V_I = 0V$ or V_{CC} , $f = 10$ MHz	20.0	pF
		V _{CC} = 1.8V, 2.5V or 3.3V	20.0	ρı



AC Loading and Waveforms (V $_{\text{CC}}$ 1.5V \pm 0.1V)



 $\mathbf{t_{PZH}}, \mathbf{t_{PHZ}}$ $\mathbf{t_{PZL}}, \mathbf{t_{PLZ}}$

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	V_{CC} x 2 at $V_{CC} = 1.5 \pm 0.1 V$
t _{PZH} , t _{PHZ}	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}		
	1.5V ± 0.1V		
V _{mi}	V _{CC} /2		
V _{mo}	V _{CC} /2		
V _X	V _{OL} + 0.1V		
V_{Y}	V _{OH} – 0.1V		



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com