# 74VCX162835 Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs

# and 26 $\Omega$ Series Resistors in Outputs

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The VCX162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable ( $\overline{OE}$ ), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (I<sub>n</sub>) to Outputs (O<sub>n</sub>) on a Positive Edge Transition of the Clock. When  $\overline{OE}$  is LOW, the output data is enabled. When  $\overline{OE}$  is HIGH the output port is in a high impedance state.

The VCX162835 is designed with  $26\Omega$  series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCX162835 is designed for low voltage (1.65V to 3.6V)  $\rm V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

■ Compatible with PC100 DIMM module specifications

October 1998

Revised April 2000

- 1.65V–3.6V V<sub>CC</sub> specifications provided
- 3.6V tolerant inputs and outputs
- 26Ω series resistors in outputs
- t<sub>PD</sub> (CP to O<sub>n</sub>) 4.2ns max for 3.0V to 3.6V V<sub>CC</sub>
  - 5.2ns max for 2.3V to 2.7V V<sub>CC</sub> 9.2ns max for 1.65V to 1.95V V<sub>CC</sub>
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>) ±12mA @ 3.0V V<sub>CC</sub> ±8 mA @ 2.3V V<sub>CC</sub> ±3 mA @ 1.65V V<sub>CC</sub>
- Latchup performance exceeds 300 mA
- ESD performance:
  - Human body model > 2000V Machine model >200V

Note 1: To ensure the high impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pulldown resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver.

#### Ordering Code:

Order Number	Package Number	Package Description
74VCX162835MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in	Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

© 2000 Fairchild Semiconductor Corporation DS500181

www.fairchildsemi.com

# 74VCX162835

# **Connection Diagram**

				1
NC -	1	$\bigcirc$	56	GND
NC	2		55	- NC
01 🗕	3		54	
GND	4		53	-GND
02 🗕	5		52	<b></b> 12
O3 🗕	6		51	<b></b> 13
Vcc —	7		50	-Vcc
04 🗕	8		49	<b></b> 14
O5 🗕	9		48	15
06 -	10		47	<b></b> 16
GND -	11		46	- GND
07 🗕	12		45	17
08 —	13		44	18
O9 <b></b>	14		43	
O10 🗕	15		42	-110
011	16		41	
012 🗕	17		40	-112
GND 🗕	18		39	- GND
O13 🗕	19		38	-113
014 🗕	20		37	<b>—</b> 114
O15 🗕	21		36	-115
Vcc 🗕	22		35	- Vcc
O16 🗕	23		34	<b>—</b> 116
017-	24		33	<b>—</b> 117
GND -	25		32	<b>-</b> GND
O18 —	26		31	<b></b> 118
OE -	27		30	-CLK
LE	28		29	- GND

### **Pin Descriptions**

Pin Names	Description
OE	Output Enable Input (Active LOW)
LE	Latch Enable Input
СР	Clock Input
I <sub>1</sub> - I <sub>18</sub>	Data Inputs
O <sub>1</sub> - O <sub>18</sub>	3-STATE Outputs

#### **Function Table**


	Inp	Outputs		
OE	LE	СР	١ <sub>n</sub>	0 <sub>n</sub>
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	н
L	L	Ŷ	L	L
L	L	Ŷ	н	н
L	L	н	Х	O <sub>0</sub> (Note 2)
L	L	L	Х	O <sub>0</sub> (Note 3)

H = HIGH Voltage Level L = LOW Level Voltage X = Immaterial (HIGH or LOW, Inputs may not float)

Z = High Impedance

Note 2: Output level before the indicated steady-state input conditions were established provided that CP was HIGH before LE went LOW. Note 3: Output level before the indicated steady-state input conditions were established.

## Logic Diagram



www.fairchildsemi.com

Absolute	Maximum	Ratings(Note 4)
----------	---------	-----------------

## Recommended Operating

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
Output Voltage (V <sub>O</sub> )	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 5)	$-0.5$ to $V_{CC} + 0.5 \text{V}$
DC Input Diode Current (I <sub>IK</sub> ) $V_I < 0V$	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> < 0V	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current per	
Supply Pin (I <sub>CC</sub> or Ground)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C

Conditions (Note 6)	9
Power Supply	
Operating	1.65V to 3.6V
Data Retention Only	1.2V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V <sub>O</sub> )	
Output in Active States	0V to V <sub>CC</sub>
Output in 3-STATE	0.0V to 3.6V
Output Current in I <sub>OH</sub> /I <sub>OL</sub>	
$V_{CC} = 3.0V$ to $3.6V$	±12 mA
$V_{CC} = 2.3V$ to 2.7V	±8 mA
$V_{CC} = 1.65V$ to 2.3V	±3 mA
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{\text{IN}}$ = 0.8V to 2.0V, $V_{\text{CC}}$ = 3.0V	10 ns/V

74VCX162835

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 5: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 6: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

# DC Electrical Characteristics (2.7V $_{\rm CC}$ $\leq$ 3.6V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7–3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7–3.6		0.8	V
V <sub>он</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \ \mu A$	2.7–3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		v
	$I_{OH} = -12 \text{ mA}$	3.0	2.2			
V <sub>OL</sub> LOW Level Output Voltage	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7–3.6		0.2	
	$I_{OL} = 6mA$	2.7		0.4	V	
		I <sub>OL</sub> = 8 mA	3.0		0.55	v
		$I_{OL} = 12mA$	3.0		0.8	
I <sub>I</sub>	Input Leakage Current	$0V \le V_1 \le 3.6V$	2.7–3.6		±5.0	μΑ
l <sub>oz</sub>	-STATE Output Leakage	$0V \le V_O \le 3.6V$	2.7-3.6		±10	
		$V_I = V_{IH}$ or $V_{IL}$	2.7-3.0		±10	μA
IOFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7–3.6		20	
		$V_{CC} \leq (V_I, V_O) \leq 3.6V \text{ (Note 7)}$	2.7–3.6		±20	μA
∆l <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

			$T_A = -40^\circ$	C to +85°C,	$C_L = 30 \text{ pF, I}$	$R_L = 500\Omega$		
Symbol	Parameter	V <sub>CC</sub> = 3.	$3V \pm 0.3V$	$V_{CC}=\textbf{2.5}\pm\textbf{0.2V}$		$V_{CC}=1.8\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	0.6	3.9	0.8	5.0	1.5	9.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Bus	1.4	4.2	1.5	5.2	2.0	9.2	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to Bus	0.6	4.7	0.8	5.8	1.5	9.8	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.6	4.3	0.8	5.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.6	4.2	0.8	4.7	1.5	7.9	ns
t <sub>S</sub>	Setup Time	1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		4.0		ns
t <sub>oshl</sub> t <sub>oslh</sub>	Output to Output Skew (Note 11)		0.5		0.5		0.75	ns

Note 10: For CL=50pF, add approximately 300ps to the AC maximum specification.

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ).

# AC Electrical Characteristics Over Load (Note 12)

	T <sub>A</sub> = -0				
Parameter	$C_L = 0 pF$		C <sub>L</sub> = 50 pF		Units
	Min	Max	Min	Max	
Prop Delay Bus to Bus	0.7	2.6	1.0	4.2	ns
Prop Delay Clock to Bus	1.4	2.9	1.9	4.5	ns
Prop Delay LE to Bus	0.7	3.4	1.0	5.0	ns
Output Enable Time	0.7	3.0	1.0	4.6	ns
Output Disable Time	0.7	2.9	1.0	4.5	ns
SSO Prop Delay Clock to Bus (Note 13)	1.4	3.2			ns
Setup Time	1.5		1.5		ns
Hold Time	0.7		0.7		ns
	Prop Delay Bus to Bus   Prop Delay Clock to Bus   Prop Delay LE to Bus   Output Enable Time   Output Disable Time   SSO Prop Delay Clock to Bus (Note 13)   Setup Time	Parameter   CL     Prop Delay Bus to Bus   0.7     Prop Delay Clock to Bus   1.4     Prop Delay LE to Bus   0.7     Output Enable Time   0.7     Output Disable Time   0.7     SSO Prop Delay Clock to Bus (Note 13)   1.4     Setup Time   1.5	Parameter   C L = 0 pF     Min   Max     Prop Delay Bus to Bus   0.7   2.6     Prop Delay Clock to Bus   1.4   2.9     Prop Delay LE to Bus   0.7   3.4     Output Enable Time   0.7   3.0     Output Disable Time   0.7   2.9     SSO Prop Delay Clock to Bus (Note 13)   1.4   3.2     Setup Time   1.5	Parameter   CL = 0 pF   CL =     Min   Max   Min     Prop Delay Bus to Bus   0.7   2.6   1.0     Prop Delay Clock to Bus   1.4   2.9   1.9     Prop Delay LE to Bus   0.7   3.4   1.0     Output Enable Time   0.7   3.0   1.0     Output Disable Time   0.7   2.9   1.0     SSO Prop Delay Clock to Bus (Note 13)   1.4   3.2   1.5	Min   Max   Min   Max     Prop Delay Bus to Bus   0.7   2.6   1.0   4.2     Prop Delay Clock to Bus   1.4   2.9   1.9   4.5     Prop Delay LE to Bus   0.7   3.4   1.0   5.0     Output Enable Time   0.7   3.0   1.0   4.6     Output Disable Time   0.7   2.9   1.0   4.5     SSO Prop Delay Clock to Bus (Note 13)   1.4   3.2   1.0   4.5     Setup Time   1.5   1.5   1.5   1.5

Note 12: Characterized only.

Note 13: SSO=Simultaneous Switching Output. Any output combination of LOW-to-HIGH and/or HIGH-to-LOW transition.

# **Dynamic Switching Characteristics**


Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> =+25°C	Units
		conditions	(V)	Typical	onits
V <sub>OLP</sub>	Quiet Output Dynamic Peak VOL	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.35	V
			3.3	0.45	
V <sub>OLV</sub>	Quiet Output Dynamic Valley VOL	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.35	V
			3.3	-0.45	
V <sub>OHV</sub>	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.35	
			2.5	1.85	V
			3.3	2.45	


5



74VCX162835	Capacitance				
	Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C Typical	Units
	C <sub>IN</sub>	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	3.5	pF
	C <sub>I/O</sub>	Input/Output Capacitance	$V_I = 0V$ , or $V_{CC}$ , $V_{CC} = 1.8V$ , 2.5V or 3.3V	5.5	pF
	C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V$ or $V_{CC}$ , f = 10 MHz, $V_{CC} = 1.8V$ , 2.5V or 3.3V	13	pF


# I<sub>OUT</sub> - V<sub>OUT</sub> Characteristics







www.fairchildsemi.com



74VCX162835

