## FEATURES

Isolated, full-duplex RS-485/RS-422 transceiver $\pm 8 \mathrm{kV}$ ESD protection on RS-485 input/output pins
16 Mbps data rate
Complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482: 1987(E)
Suitable for 5 V or 3 V operation (VDD1)
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{k V} / \mu \mathrm{s}$
Receiver has open-circuit, fail-safe design
32 nodes on the bus
Thermal shutdown protection
Safety and regulatory approvals pending
UL recognition: 5000 V rms isolation voltage
for 1 minute per UL 1577
VDE certificate of conformity
DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01
DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000

$$
\mathrm{V}_{\text {IORM }}=848 \mathrm{~V}_{\text {PEAK }}
$$

Operating temperature range: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Wide-body, 16-lead SOIC package

## APPLICATIONS

Isolated RS-485/RS-422 interfaces
Industrial field networks
INTERBUS
Multipoint data transmission systems


## GENERAL DESCRIPTION

The ADM2490E is an isolated data transceiver with $\pm 8 \mathrm{kV}$ ESD protection and is suitable for high speed, full-duplex communication on multipoint transmission lines. It is designed for balanced transmission lines and complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482: 1987(E). The device employs Analog Devices, Inc., $i$ Coupler technology to combine a 2 -channel isolator, a 3 -state differential line driver, and a differential input receiver into a single package.

The differential transmitter outputs and receiver inputs feature electrostatic discharge circuitry that provides protection to $\pm 8 \mathrm{kV}$ using the human body model (HBM). The logic side of the device can be powered with either a 5 V or a 3 V supply, whereas the bus side requires an isolated 5 V supply.
The device has current-limiting and thermal shutdown features to protect against output short circuits and situations where bus contention could cause excessive power dissipation.

Rev. 0

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## ADM2490E

## TABLE OF CONTENTS

Features ..... 1
Applications .....
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Timing Specifications ..... 4
ADM2490E Characteristics. ..... 5
Package Characteristics ..... 5
Regulatory Information (Pending) ..... 5
Insulation and Safety-Related Specifications ..... 5
VDE 0884 Insulation Characteristics (Pending) ..... 6
Absolute Maximum Ratings .....  7
ESD Caution ..... 7
Pin Configuration and Functional Descriptions. ..... 8
Test Circuits .....  9
Switching Characteristics ..... 10
Typical Performance Characteristics ..... 11
Circuit Description ..... 13
Electrical Isolation ..... 13
Truth Tables ..... 13
Thermal Shutdown ..... 14
Fail-Safe Receiver Inputs ..... 14
Magnetic Field Immunity. ..... 14
Applications Information ..... 15
Isolated Power-Supply Circuit ..... 15
PC Board Layout ..... 15
Outline Dimensions ..... 16
Ordering Guide ..... 16

## REVISION HISTORY

## 10/06-Revision 0: Initial Version

## SPECIFICATIONS

All voltages are relative to their respective ground; $2.7 \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}$, unless otherwise noted.

Table 1.


[^0]
## ADM2490E

## TIMING SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 16 |  |  | Mbps |  |
| Propagation Delay | $\mathrm{tPLH}^{\text {t }}$ PHL |  | 45 | 60 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF},$ see Figure 6 and Figure 8 |
| Pulse Width Distortion, $\text { PWD }=\left\|\mathrm{t}_{\text {PYLH }}-\mathrm{t}_{\text {PYHLL }}\right\|, \mathrm{PWD}=\left\|\mathrm{t}_{\text {PZLH }}-\mathrm{t}_{\text {PZHL }}\right\|$ | $\mathrm{t}_{\text {PwD }} \mathrm{t}_{\text {PwD }}$ |  |  | 7 | ns | $\mathrm{RL}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF},$ see Figure 6 and Figure 8 |
| Single-Ended Output Rise/Fall Times | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ |  |  | 20 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF},$ see Figure 6 and Figure 8 |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay | $\mathrm{tPLH}, ~_{\text {tphL }}$ |  |  | 60 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 7 and Figure 9 |
| Pulse Width Distortion, PWD $=\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|$ | tpwo |  |  | 10 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 7 and Figure 9 |

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 10 |  |  | Mbps |  |
| Propagation Delay | $\mathrm{t}_{\text {PYLH, }} \mathrm{t}_{\mathrm{PY}}$ LL, tpzlh, $^{\text {tpzhl }}$ |  | 45 | 60 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF},$ <br> see Figure 6 and Figure 8 |
| Pulse Width Distortion, $\text { PWD }=\left\|\mathrm{t}_{\text {PYLH }}-\mathrm{t}_{\text {PYHLL }}, \mathrm{PWD}=\right\| \text { tpzLH }-\mathrm{t}_{\text {PzHL }} \mid$ | tpwo, tpwo |  |  | 9 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF},$ <br> see Figure 6 and Figure 8 |
| Single-Ended Output Rise/Fall Time | $t_{\text {R }}, t_{\text {F }}$ |  |  | 27 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF},$ <br> see Figure 6 and Figure 8 |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay | $\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ |  |  | 60 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 7 and Figure 9 |
| Pulse Width Distortion, PWD $=\left\|t_{\text {PLH }}-t_{\text {PHLL }}\right\|$ | $t_{\text {pwo }}$ |  |  | 10 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 7 and Figure 9 |

## ADM2490E CHARACTERISTICS <br> PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-Output) ${ }^{1}$ | R-O |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-Output) ${ }^{1}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 3 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 4 |  | pF |  |
| Input IC Junction-to-Case Thermal Resistance | $\theta_{\mathrm{JCl}}$ |  | 33 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |
| Output IC Junction-to-Case Thermal Resistance | $\theta_{\text {Jсо }}$ |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

${ }^{1}$ Device considered a 2-terminal device: Pins $1,2,3,4,5,6,7$, and 8 are shorted together and Pins $9,10,11,12,13,14,15$, and 16 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION (PENDING)

Table 5.

| UL | VDE |  |
| :--- | :--- | :---: |
| To be recognized under 1577 component recognition program: ${ }^{1}$ | To be certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01: ${ }^{2}$ |  |
| Basic insulation, 848 V peak |  |  |
|  | Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01, |  |
|  | DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000, reinforced |  |
|  | insulation, 560 V peak |  |

${ }^{1}$ In accordance with UL1577, each ADM2490E is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=10 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN EN 60747-5-2, each ADM2490E is proof tested by applying an insulation test voltage $\geq 1590 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 5000 | V rms | 1-minute duration. |
| Minimum External Air Gap (Clearance) | L(I02) | 8.45 | mm min | Measured from input terminals to output <br> terminals, shortest distance through air. |
| Minimum External Tracking (Creepage) |  | 0.0 | mm min | Measured from input terminals to output <br> terminals, shortest distance along body. |
| Minimum Internal Gap (Internal Clearance) <br> Tracking Resistance (Comparative Tracking Index) <br> Isolation Group | CTI | $>175$ | mm min | Insulation distance through insulation. |

## ADM2490E

## VDE 0884 INSULATION CHARACTERISTICS (PENDING)

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

An asterisk (*) on a package denotes VDE 0884 approval for 848 V peak working voltage.
Table 7.

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 for Rated Mains Voltage |  |  |  |
| $\leq 300 \mathrm{~V}$ rms |  | I to IV |  |
| $\leq 450 \mathrm{~V}$ rms |  | I to II |  |
| $\leq 600 \mathrm{~V}$ rms |  | I to II |  |
| Climatic Classification |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, see Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | VIorm | 848 | $\mathrm{V}_{\text {PEAK }}$ |
| Input-to-Output Test Voltage, Method b1 | $V_{\text {PR }}$ | 1590 | $\mathrm{V}_{\text {PEAK }}$ |
| $V_{\text {IORM }} \times 1.875=$ V $_{\text {PR, }}, 100 \%$ Production Tested, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  |  |  |
| Input-to-Output Test Voltage, Method a (After Environmental Tests, Subgroup 1) |  |  |  |
| $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ (After Input and/or Safety Test, Subgroup 2/3) |  | 1357 | $\mathrm{V}_{\text {PEAK }}$ |
| $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1018 | $V_{\text {peak }}$ |
| Highest Allowable Overvoltage <br> (Transient Overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ ) | $V_{\text {TR }}$ | 6000 | $V_{\text {peak }}$ |
| Safety-Limiting Values <br> (Maximum Value Allowed in the Event of a Failure; see Figure 16) |  |  |  |
| Case Temperature | TS | 150 | ${ }^{\circ} \mathrm{C}$ |
| Input Current | Is, inPut | 265 | mA |
| Output Current | IS, output | 335 | mA |
| Insulation Resistance at $\mathrm{T}_{\text {s, }}, \mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

## ADM2490E

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. Each voltage is relative to its respective ground.

Table 8.

| Parameter | Rating |
| :--- | :--- |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD} 1}$ | -0.5 V to +7 V |
| $\mathrm{~V}_{\mathrm{DD} 2}$ | -0.5 V to +6 V |
| Logic Input Voltages | -0.5 V to $\mathrm{VDD} 1+0.5 \mathrm{~V}$ |
| Bus Terminal Voltages | -9 V to +14 V |
| Logic Output Voltages | -0.5 V to $\mathrm{VDD}+0.5 \mathrm{~V}$ |
| Average Output Current, per Pin | $\pm 35 \mathrm{~mA}$ |
| ESD (Human Body Model) on $\mathrm{A}, \mathrm{B}, \mathrm{Y}$, | $\pm 8 \mathrm{kV}$ |
| $\quad$ and Z pins |  |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $73^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## ADM2490E

## PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS



Figure 2. ADM2490E Pin Configuration

Table 9. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Power Supply (logic side). Decoupling capacitor to GND1 required; capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. |
| 2,5,8 | $\mathrm{GND}_{1}$ | Ground (logic side). |
| 3 | RxD | Receiver Output. |
| 4,7,12 | NC | No Connect. These pins must be left floating. |
| 6 | TxD | Transmit Data. |
| 9, 15 | $\mathrm{GND}_{2}$ | Ground (bus side). |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Power Supply (bus side). Decoupling capacitor to $\mathrm{GND}_{2}$ required; capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. |
| 11 | Z | Driver Inverting Output. |
| 10 | Y | Driver Noninverting Output. |
| 13 | B | Receiver Inverting Input. |
| 14 | A | Receiver Noninverting Input. |

## TEST CIRCUITS



Figure 3. Driver Voltage Measurement


Figure 4. Driver Voltage Measurement


Figure 7. Receiver Propagation Delay


Figure 5. Supply-Current Measurement Test Circuit, See Figure 10 and Figure 11

## ADM2490E

## SWITCHING CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. I $I_{D D 1}$ Supply Current vs. Temperature (See Figure 5)


Figure 11. IDD2 Supply Current vs. Temperature (See Figure 5)


Figure 12. Driver Propagation Delay vs. Temperature


Figure 13. Receiver Propagation Delay vs. Temperature


Figure 14. Driver/Receiver Propagation Delay, Low to High $\left(R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}\right.$ )


Figure 15. Driver/Receiver Propagation Delay, High to Low $\left(R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}\right)$

## ADM2490E



Figure 16. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884


Figure 17. Output Current vs. Receiver Output High Voltage


Figure 18. Output Current vs. Receiver Output Low Voltage


Figure 19. Receiver Output High Voltage vs. Temperature, $I_{R \times D}=-4 m A$


Figure 20. Receiver Output Low Voltage vs. Temperature, $I_{R \times D}=-4 m A$

## CIRCUIT DESCRIPTION

## ELECTRICAL ISOLATION

In the ADM2490E, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 21). The driver input signal, which is applied to the TxD pin and referenced to logic ground $\left(\mathrm{GND}_{1}\right)$, is coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground $\left(\mathrm{GND}_{2}\right)$. Similarly, the receiver input, which is referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground.

## iCoupler Technology

The digital signals are transmitted across the isolation barrier using iCoupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

## TRUTH TABLES

The truth tables in this section use the abbreviations shown in Table 10.

Table 10. Truth Table Abbreviations

| Abbreviation | Description |
| :--- | :--- |
| H | High level |
| I | Indeterminate |
| L | Low level |
| X | Irrelevant |

Table 11. Transmitting

| Supply Status |  | Input | Outputs |  |
| :--- | :--- | :--- | :--- | :--- |
| V $_{\text {DD1 }}$ | V $_{\text {DD } 2}$ | TxD | Y | Z |
| On | On | H | H | L |
| On | On | L | L | H |

Table 12. Receiving

| Supply Status |  | Inputs | Output |
| :--- | :--- | :--- | :--- |
| $\mathbf{V}_{\text {DD1 }}$ | $\mathbf{V}_{\text {DD } 2}$ | $\mathbf{A - B ( V )}$ | RxD |
| On | On | $>0.2$ | H |
| On | On | $<-0.2$ | L |
| On | On | $-0.2<\mathrm{A}-\mathrm{B}<+0.2$ | I |
| On | On | Inputs open | H |
| On | Off | X | H |
| Off | On | X | H |
| Off | Off | X | L |



Figure 21. ADM2490E Digital Isolation and Transceiver Sections

## ADM2490E

## THERMAL SHUTDOWN

The ADM2490E contains thermal-shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of $150^{\circ} \mathrm{C}$ is reached. As the device cools, the drivers are re-enabled at a temperature of $140^{\circ} \mathrm{C}$.

## FAIL-SAFE RECEIVER INPUTS

The receiver inputs include a fail-safe feature that guarantees a logic high on the RxD pin when the A and B inputs are floating or open-circuited.

## MAGNETIC FIELD IMMUNITY

Because iCouplers use a coreless technology, no magnetic components are present and the problem of magnetic saturation of the core material does not exist. Therefore, iCouplers have essentially infinite dc field immunity. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADM2409E is examined because it represents the most susceptible mode of operation.
The limitation on the ac magnetic field immunity of the $i$ Coupler is set by the condition that induced an error voltage in the receiving coil (the bottom coil in this case) that was large to either falsely set or reset the decoder. The voltage induced across the bottom coil is given by

$$
V=\left(\frac{-d \beta}{d t}\right) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where, if the pulses at the transformer output are greater than 1.0 V in amplitude:
$\beta=$ magnetic flux density (gauss).
$N=$ number of turns in receiving coil.
$r_{n}=$ radius of $\mathrm{n}^{\text {th }}$ turn in receiving coil ( cm ).
The decoder has a sensing threshold of about 0.5 V ; therefore, there is a 0.5 V margin in which induced voltages can be tolerated.
Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 22.


Figure 22. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kGauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity, it reduces the received pulse from $>1.0 \mathrm{~V}$ to $0.75 \mathrm{~V}-$ still well above the 0.5 V sensing threshold of the decoder.
Figure 23 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow, at given distances away from the ADM2490E transformers.


Figure 23. Maximum Allowable Current for Various Current-to-ADM2490E Spacings
With combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## ADM2490E

## APPLICATIONS INFORMATION

## ISOLATED POWER-SUPPLY CIRCUIT

The ADM2490E requires isolated power capable of 5 V at up to approximately 75 mA (this current is dependant on the data rate and termination resistors used) to be supplied between the $\mathrm{V}_{\mathrm{DD} 2}$ and the $\mathrm{GND}_{2}$ pins. A transformer-driver circuit with a center-tapped transformer and LDO can be used to generate the isolated 5 V supply, as shown in Figure 25. The center-tapped transformer provides electrical isolation of the 5 V power supply. The primary winding of the transformer is excited with a pair of square waveforms that are $180^{\circ}$ out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The ADP667 linear voltage regulator provides a regulated power supply to the bus-side circuitry ( $\mathrm{V}_{\mathrm{DD} 2}$ ) of the ADM2490E.

## PC BOARD LAYOUT

The ADM2490E isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Powersupply bypassing is required at the input and output supply pins (Figure 24). Bypass capacitors are conveniently connected between Pins 1 and 2 for $V_{D D 1}$ and between Pins 15 and 16 for
$V_{\text {DD2 }}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power-supply pin should not exceed 20 mm . Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side is connected close to the package.


Figure 24. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.


Figure 25. Isolated Power-Supply Circuit

## ADM2490E

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 26. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADM2490EBRWZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead Wide Body SOIC_W | RW-16 |
| ADM2490EBRWZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead Wide Body SOIC_W | RW-16 |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.


[^0]:    ${ }^{1} \mathrm{CM}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V V . is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common-mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

