

March 2002 Revised May 2003

# FIN1108 • FIN1108T (Preliminary) LVDS 8 Port High Speed Repeater

## **General Description**

This 8 port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology.

The FIN1108 accepts and outputs LVDS levels with a typical differential output swing of 330 mV which provides low EMI at ultra low power dissipation even at high frequencies. The FIN1108 provides a  $\rm V_{BB}$  reference for AC coupling on the inputs. In addition the FIN1108 can directly accept LVPECL, HSTL, and SSTL-2 for translation to LVDS.

The FIN1108T has internal termination across the receiver inputs for reduced part count, reduced stub length and better noise immunity. See Applications section.

### **Features**

- Greater than 800 Mbps data rate
- 3.3V power supply operation
- 3.5 ps maximum random jitter and 135 ps maximum deterministic jitter
- Wide rail-to-rail common mode range
- LVDS receiver inputs accept LVPECL, HSTL, and SSTL-2 directly
- Ultra low power consumption
- 20 ps typical channel-to-channel skew
- Power off protection
- > 7.5 kV HBM ESD Protection
- Meets or exceeds the TIA/EIA-644-A LVDS standard
- Available in space saving 48-lead TSSOP package
- Open circuit fail safe protection
- V<sub>BB</sub> reference output
- FIN1108T (R<sub>T</sub>) features Internal Termination Resistors

## **Ordering Code:**

Order Number	Package Number	Package Description
FIN1108MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
FIN1108TMTD (Preliminary)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

© 2003 Fairchild Semiconductor Corporation

DS500655

# **Pin Descriptions**

Pin Name	Description
R <sub>IN1+</sub> , R <sub>IN2+</sub> , R <sub>IN3+</sub> , R <sub>IN4+</sub> , R <sub>IN5+</sub> , R <sub>IN6+</sub> , R <sub>IN7+</sub> , R <sub>IN8+</sub>	Non-inverting LVDS Input
R <sub>IN1-</sub> , R <sub>IN2-</sub> , R <sub>IN3-</sub> , R <sub>IN4-</sub> , R <sub>IN5-</sub> , R <sub>IN6-</sub> , R <sub>IN7-</sub> , R <sub>IN8-</sub>	Inverting LVDS Input
D <sub>OUT1+</sub> , D <sub>OUT2+</sub> , D <sub>OUT3+</sub> , D <sub>OUT4+</sub> , D <sub>OUT5+</sub> , D <sub>OUT6+</sub> , D <sub>OUT7+</sub> , D <sub>OUT8+</sub>	Non-inverting Driver Output
D <sub>OUT1-</sub> , D <sub>OUT2-</sub> , D <sub>OUT3-</sub> , D <sub>OUT4-</sub> , D <sub>OUT5-</sub> , D <sub>OUT6-</sub> , D <sub>OUT7-</sub> , D <sub>OUT8-</sub>	Inverting Driver Output
EN	Driver Enable Pin for All Output
EN <sub>12</sub>	Inverting Driver Enable Pin for D <sub>OUT1</sub> and D <sub>OUT2</sub>
EN <sub>34</sub>	Inverting Driver Enable Pin for D <sub>OUT3</sub> and D <sub>OUT4</sub>
EN <sub>56</sub>	Inverting Driver Enable Pin for D <sub>OUT5</sub> and D <sub>OUT6</sub>
EN <sub>78</sub>	Inverting Driver Enable Pin for D <sub>OUT7</sub> and D <sub>OUT8</sub>
V <sub>CC</sub>	Power Supply
GND	Ground
V <sub>BB</sub>	Reference Voltage Output

## **Connection Diagram**


GND 1	□ 48 VCC
GND 2□	□ 47 V <sub>CC</sub>
EN <sub>12</sub> 3 □	☐ 46 EN <sub>78</sub>
R <sub>IN1-</sub> 4□	☐ 45 D <sub>OUT1-</sub>
R <sub>IN1+ 5</sub>	☐ 44 D <sub>OUT1+</sub>
R <sub>IN2+</sub> 6□	43 D <sub>OUT2+</sub>
R <sub>IN2-</sub> 7 □	42 D <sub>OUT2-</sub>
RIN3- 8 🗌	☐ 41 D <sub>OUT3-</sub>
R <sub>IN3+</sub> 9□	☐ 40 D <sub>OUT3+</sub>
R <sub>IN4+ 10</sub>	39 D <sub>OUT4+</sub>
R <sub>IN4-</sub> 11 □	38 D <sub>OUT4</sub> -
V <sub>CC</sub> 12 □	☐ 37 GND
EN 13	☐ 36 GND
R <sub>IN5-</sub> 14 🗌	☐ 35 D <sub>OUT5-</sub>
R <sub>IN5+</sub> 15 🗌	34 D <sub>OUT5+</sub>
R <sub>IN6+</sub> 16 🗌	☐ 33 D <sub>OUT6+</sub>
R <sub>IN6-</sub> 17□	32 D <sub>OUT6-</sub>
R <sub>IN7-</sub> 18	☐ 31 D <sub>OUT7-</sub>
R <sub>IN7+</sub> 19 🗌	☐ 30 D <sub>OUT7+</sub>
R <sub>IN8+</sub> 20 🗀	29 D <sub>OUT8+</sub>
R <sub>IN8-</sub> 21□	28 D <sub>OUT8-</sub>
EN <sub>34</sub> 22 □	□ 27 EN <sub>56</sub>
GND 23	□ 26 V <sub>CC</sub>
V <sub>BB</sub> 24 □	□ 25 V <sub>CC</sub>

## **Function Table**

Inputs				Outputs			
EN	EN <sub>xx</sub>	$D_{IN+}$	D <sub>IN-</sub>	D <sub>OUT+</sub>	D <sub>OUT</sub>		
Н	L	Н	L	Н	L		
Н	L	L	Н	L	Н		
Н	L	Fail Saf	e Case	Н	L		
Х	Н	Х	Х	Z	Z		
L	Х	Х	Х	Z	Z		
L UICH Logie Lovel							

- H = HIGH Logic Level L = LOW Logic Level X = Don't Care Z = High Impedance

# **Functional Diagram**



# **Applications**

#### Signal Optimization via Internal Termination

For LVDS signaling in point-to-point applications, receivers or repeaters with on-chip termination are preferable to reduce the overshoot or undershoot due to the reflection caused by stubs at receiver inputs. As a rule of thumb, usually the termination resistor for an LVDS receiver should be placed as close as possible to the receiver, especially for high speed applications. If the distance between termination resistors and receivers is too long, the interconnection will be seen as an un-terminated stub which can produce reflections resulting in higher EMI. Internal termination can effectively smooth out this ringing which can otherwise jeopardize the receiver noise margin. This is important for

reliable high-speed operation with tighter required signal settling times. Below is a list of the advantages/disadvantages of internal termination.

Internal termination is not suitable for all applications. In order to set a proper  $V_{OD}$  at the driver outputs, receivers with on-chip termination resistors only work for point-to-point applications since multi-drop applications would require termination resistor for each receiver, reducing the equivalent termination to  $R_{\text{T/n}}.$  This would reduce the driver output swing by n.

#### Advantages:

- Reduced device count resulting in reduced board space and production cost.
- 2. Reduced reflections caused by the stub length on the receiver inputs, improving the signal integrity.

#### Disadvantages:

- Without special process treatment, on-chip termination can experience greater temperature variation. This is usually tolerable for low speed applications that have a sufficient
- 2. For applications with high common-mode noise, a center tapped capacitor at the receiver side is desirable to filter out the common-mode voltage noise of the input LVDS signal. This scheme works for an external termination scheme with two (50Ω each for nominal 100Ω termination resistor) half-value termination resistors connected in series and center tapped to a capacitor to Ground. To implement this scheme using internal termination resistors, a center tappin would have to be used. This would increase the package size of the part.

## **Absolute Maximum Ratings**(Note 1)

-0.5V to +4.6V Supply Voltage (V<sub>CC</sub>) LVDS DC Input Voltage (V<sub>IN</sub>) -0.5V to +4.6V LVDS DC Output Voltage (V<sub>OUT</sub>) -0.5V to +4.6VDriver Short Circuit Current (I<sub>OSD</sub>) Continuous 10 mA Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Max Junction Temperature (T<sub>J</sub>) 150°C

Lead Temperature (T<sub>L</sub>) (Soldering, 10 seconds) 260°C 7500V

ESD (Human Body Model) ESD (Machine Model) 400V

## **Recommended Operating Conditions**

Supply Voltage (V<sub>CC</sub>) 3.0V to 3.6V

Magnitude of Differential

Voltage ( $|V_{ID}|$ ) 100 mV to  $V_{\mbox{\footnotesize CC}}$ 

Common Mode Voltage

 $(0V + |V_{ID}|/2)$  to  $(V_{CC} - |V_{ID}|/2)$ Range (V<sub>IC</sub>) Operating Temperature (T<sub>A</sub>)  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

#### **DC Electrical Characteristics**

Symbol	Parameter	Test Conditions		Min	Typ (Note 2)	Max	Units
V <sub>TH</sub>	Differential Input Threshold HIGH	See Figure 1; $V_{IC} = +0.05V$ , $+ 1.2V$ , or $V_{CC} - 0.05V$				100	mV
V <sub>TL</sub>	Differential Input Threshold LOW	See Figure 1; $V_{IC} = +0.05V$ , + 1.2V, or $V_{CC}$	– 0.05V	-100			mV
V <sub>IH</sub>	Input HIGH Voltage (EN or EN)			2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (EN or EN)			GND		0.8	V
V <sub>OD</sub>	Output Differential Voltage			250	330	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change from Differential LOW-to-HIGH	$R_L = 100 \Omega$ , Driver Enabled,				25	mV
Vos	Offset Voltage	See Figure 2	F	1.125	1.23	1.375	V
ΔV <sub>OS</sub>	Offset Magnitude Change from Differential LOW-to-HIGH					25	mV
I <sub>OS</sub>	Short Circuit Output Current	$D_{OUT+} = 0V$ and $D_{OUT-} = 0V$ , Driver Enabled			-3.4	-6	mA
		V <sub>OD</sub> = 0V, Driver Enabled			±3.4	±6	mA
I <sub>IN</sub>	Input Current (EN, EN, D <sub>INx+</sub> , D <sub>INx-</sub> )	$V_{IN}$ = 0V to $V_{CC}$ , Other Input = $V_{CC}$ or 0V (for Differential Inputs)				±20	μА
I <sub>OFF</sub>	Power Off Input or Output Current	$V_{CC} = 0V$ , $V_{IN}$ or $V_{OUT} = 0V$ to 3.6V				±20	μА
I <sub>CCZ</sub>	Disabled Power Supply Current	Drivers Disabled				20	mA
I <sub>CC</sub>	Power Supply Current	Drivers Enabled, Any Valid Input Condition	า			80	mA
I <sub>OZ</sub>	Disabled Output Leakage Current	Driver Disabled, $D_{OUT+} = 0V$ to 3.6V or $D_{OUT-} = 0V$ to 3.6V				±20	μА
V <sub>IC</sub>	Common Mode Voltage Range			V <sub>ID</sub> /2		$V_{CC} - (V_{ID}/2)$	V
C <sub>IN</sub>	Input Capacitance		ble Input S Input		3		pF
C <sub>OUT</sub>	Output Capacitance				3		pF
V <sub>BB</sub>	Output Reference Voltage	$V_{CC} = 3.3V$ , $I_{BB} = 0$ to $-275 \mu\text{A}$		1.125	1.2	1.375	V
R <sub>T</sub>	Terminating Resistance				100		Ω

Note 2: All typical values are at  $T_A = 25^{\circ}C$  and with  $V_{CC} = 3.3V$ .

## **AC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t <sub>PLHD</sub>	Differential Output Propagation Delay		0.75	1.1	1.75	no
	LOW-to-HIGH		0.75	1.1	1.75	ns
t <sub>PHLD</sub>	Differential Output Propagation Delay		0.75	1.1	1.75	no
	HIGH-to-LOW	$R_L = 100 \ \Omega, \ C_L = 5 \ pF,$	0.75	1.1	1.75	ns
t <sub>TLHD</sub>	Differential Output Rise Time (20% to 80%)	V <sub>ID</sub> = 200 mV to 450 mV,	0.29	0.4	0.58	ns
t <sub>THLD</sub>	Differential Output Fall Time (80% to 20%)	$V_{IC} = V_{ID}/2$ to $V_{CC} - (V_{ID}/2)$ ,	0.29	0.4	0.58	ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>	Duty Cycle = 50%,		0.02	0.2	ns
t <sub>SK(LH)</sub> ,	Channel-to-Channel Skew	See Figure 1 and Figure 1		0.02	0.15	ns
t <sub>SK(HL)</sub>	(Note 4)			0.02		
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 5)				0.5	ns
f <sub>MAX</sub>	Maximum Frequency (Note 6)(Note 7)		400	>630		MHz
t <sub>PZHD</sub>	Differential Output Enable Time			3	5	ns
	from Z to HIGH			3	5	115
t <sub>PZLD</sub>	Differential Output Enable Time			3.1	5	no
	from Z to LOW	$R_L = 100 \ \Omega, \ C_L = 5 \ pF,$		3.1	3	ns
t <sub>PHZD</sub>	Differential Output Disable Time	See Figure 2 and Figure 3		2.2	5	
	from HIGH to Z			2.2	5	ns
t <sub>PLZD</sub>	Differential Output Disable Time			2.5	5	
	from LOW to Z			2.5	5	ns
t <sub>DJ</sub>	LVDS Data Jitter,	$V_{ID} = 300 \text{ mV}, PRBS = 2^{23} - 1,$		80	135	no
	Deterministic	V <sub>IC</sub> = 1.2V at 800 Mbps		60	133	ps
t <sub>RJ</sub>	LVDS Clock Jitter,	$V_{ID} = 300 \text{ mV},$		4.0	3.5	
	Random (RMS)	V <sub>IC</sub> = 1.2V at 400 MHz		1.9	3.5	ps

Note 3: All typical values are at  $T_A = 25$  °C and with  $V_{CC} = 3.3$ V.

Note 4:  $t_{SK(LH)}$ ,  $t_{SK(HL)}$  is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5:  $t_{SK(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

Note 6: Passing criteria for maximum frequency is the output V<sub>OD</sub> > 250 mV and the duty cycle is better than 45% / 55% with all channels switching.

Note 7: Output loading is transmission line environment only;  $C_L$  is < 1 pF of stray test fixture capacitance.




FIGURE 1. Differential Receiver Voltage Definitions





FIGURE 2. Differential Driver DC Test Circuit



Note A: All LVDS input pulses have frequency = 10 MHz,  $t_R$  or  $t_F$  <= 0.5 ns

Note B: C<sub>L</sub> includes all probe and jig capacitances

FIGURE 3. Differential Driver Propagation Delay and Transition Time Test Circuit





FIGURE 4. AC Waveform



Note A: All LVTTL input pulses have frequency = 10MHz,  $t_R$  or  $t_F$  <= 2 ns Note B:  $C_L$  includes all probe and jig capacitances

#### FIGURE 5. Differential Driver Enable and Disable Circuit





FIGURE 6. Enable and Disable AC Waveforms



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com