### Features

- Protocol
  - UART Used as a Physical Layer
  - Based on the Intel Hex-type Records
  - Autobaud
- In-System Programming
  - Read/Write Flash Memory
  - Read Device IDs
  - Block Erase
  - Full-chip Erase
  - Read/Write Configuration Bytes
  - Security Setting From ISP Command
  - Remote Application Start Command
- In-Application Programming/Self-Programming
  - Read/Write Flash Memory
  - Read Device IDs
  - Block Erase
  - Read/Write Configuration Bytes
  - Bootloader Start

### Description

This document describes the UART bootloader functionalities as well as the serial protocol to efficiently perform operations on the on-chip Flash memory. Additional information for the AT89C51SND1 product can be found in the AT89C51SND1 data sheet and the AT89C51SND1 errata sheet available on the Atmel web site, www.atmel.com.

The bootloader software package (source code and binary) currently used for production is available from the Atmel web site.

Bootloader Revision	Purpose of Modifications	Date
Revision 1.0.0	New release increasing programming speed	June 2002
Revision 1.1.0	Bug fix in boot process	October 2002




MP3 Microcontrollers


AT89C51SND1 UART Bootloader





Functional Description	The AT89C51SND1 bootloader facilitates In-System Programming and In-Application Programming.
In-System Programming Capability	In-System Programming (ISP) allows the user to program or reprogram a microcontrol- ler's on-chip Flash memory without removing it from the system and without the need of a pre-programmed application.
	The UART bootloader can manage a communication with a host through the serial net- work. It can also access and perform requested operations on the on-chip Flash memory.
In-Application Programming or Self- Programming Capability	In-Application Programming (IAP) allows the reprogramming of a microcontroller's on- chip Flash memory without removing it from the system and while the embedded appli- cation is running.
	The UART bootloader contains some Application Programming Interface routines named API routines allowing IAP by using the user's firmware.
Block Diagram	This section describes the different parts of the bootloader. Figure 1 shows the on-chip bootloader and IAP processes.





ISP Communication Management	The purpose of this process is to manage the communication and its protocol between the on-chip bootloader and an external device (host). The on-chip bootloader imple- ments a serial protocol (see Section "Protocol", page 9). This process translates serial communication frames (UART) into Flash memory accesses (read, write, erase, etc.).
User Call Management	Several Application Program Interface (API) calls are available to the application pro- gram to selectively erase and program Flash pages. All calls are made through a common interface (API calls) included in the bootloader. The purpose of this process is to translate the application request into internal Flash memory operations.
Flash Memory Management	This process manages low level accesses to the Flash memory (performs read and write accesses).
Deetleeder	

#### Bootloader Configuration

#### Configuration and Manufacturer Information

The table below lists configuration and manufacturer byte information used by the bootloader. This information can be accessed through a set of API or ISP commands.

Table 1. Config	uration and Munfac	turer Byte Information
-----------------	--------------------	------------------------

Mnemonic Description		Default Value				
BSB	Boot Status Byte	FFh				
SBV	Software Boot Vector	F0h				
SSB	Software Security Byte	FCh				
Manufacturer		58h				
ID1: Family code		D7h				
ID2: Product Name		ECh				
ID3: Product Revision		FFh				

#### Mapping and Default Value of Hardware Security Byte

The 4 Most Significant Bytes (MSB) of the Hardware Byte can be read/written by software (this area is called Fuse bits). The 4 Least Significant Bytes (LSB) can only be read by software and written by hardware in parallel mode (with parallel programmer devices).

#### Table 2. Mapping and Default Value of HSB

Bit Position	Mnemonic	Default Value	Description
7	X2B	U	To start in x1 mode
6	BLJB	Ρ	To map the boot area in code area between F000h- FFFFh
5	Reserved	U	
4	Reserved	U	
3	Reserved	U	
2	LB2	Р	
1	LB1	U	To lock the chip (see datasheet)
0	LB0	U	

Note: U: Unprogrammed = 1, P: Program = 0





#### Software Security Byte

The bootloader has Software Security Byte (SSB) to protect itself from user access or ISP access.

The Software Security Byte (SSB) protects from ISP accesses. The command "Program Software Security Bit" can only write a higher priority level. There are three levels of security:

- level 0: **NO\_SECURITY** (FFh) From level 0, one can write level 1 or level 2.
- level 1: WRITE\_SECURITY (FEh) In this level it is impossible to write in the Flash memory, BSB and SBV. The bootloader returns an error message. From level 1, one can write only level 2.
- level 2: RD\_WR\_SECURITY (FCh) This is the default level. Level 2 forbids all read and write accesses to/from the Flash memory. The bootloader returns an error message.

Only a full-chip erase command can reset the software security bits.

**Table 3.** Software Security Byte Levels

	Level 0	Level 1	Level 2
Flash	Any access allowed	Read only access allowed	All access not allowed
Fuse bit	Any access allowed	Read only access allowed	All access not allowed
BSB & SBV	Any access allowed	Read only access allowed	All access not allowed
SSB	Any access allowed	Write level2 allowed	Read only access allowed
Manufacturer info	Read only access allowed	Read only access allowed	Read only access allowed
Bootloader info	Read only access allowed	Read only access allowed	Read only access allowed
Erase block	Allowed	Not allowed	Not allowed
Full chip erase	Allowed	Allowed	Allowed
Blank Check	Allowed	Allowed	Allowed


#### **Software Boot Vector**

The Software Boot Vector (SBV) forces the execution of a user bootloader starting at address [SBV]00h in the application area (FM0).

The way to start this user bootloader is described in the Section "Regular Boot Process", page 7.

### 4 AT89C51SND1 UART Bootloader

Figure 2. Software Boot Vector



#### **FLIP Software Program**

FLIP is a PC software program running under Windows<sup>®</sup> 9x/2000/XP, Windows  $NT^{®}$  and LINUX<sup>®</sup> that supports all Atmel Flash microcontrollers.

This free software program is available on the Atmel web site.




	B

In-System Programming	The ISP allows the user to program or reprogram a microcontroller's on-chip Flash memory through the serial line without removing it from the system and without the need of a pre-programmed application.
	This section describes how to start the UART bootloader and the higher level protocol over the serial line.
Bootloader Execution	As internal C51 code space is limited to 64K Bytes, some mechanisms are implemented to allow boot memory to be mapped in the code space for execution at addresses from F000h to FFFFh. The boot memory is enabled by setting the ENBOOT bit in AUXR1. The three ways to set this bit are detailed below.
Software Boot Mapping	The software way to set ENBOOT consists in writing to AUXR1 from the user's soft- ware. This enables bootloader or API routines execution.
Hardware Condition Boot Mapping	The hardware condition is based on the ISP# pin. When driving this pin to low level, the chip reset sets ENBOOT and forces the reset vector to F000h instead of 0000h in order to execute the bootloader software.
	As shown in Figure 3, the hardware condition always allows In-System recovery when user's memory has been corrupted.
Programmed Condition Boot Mapping	The programmed condition is based on the Bootloader Jump Bit (BLJB) in HSB. As shown in Figure 3, this bit is programmed (by hardware or software programming mode), the chip reset set ENBOOT and forces the reset vector to F000h instead of 0000h, in order to execute the bootloader software.

4241B-MP3-07/04

6

#### **Regular Boot Process**







#### **Physical Layer**

The UART used to transmit information has the following configuration:

- Character: 8-bit data
- Parity: none
- Stop: 1 bit
- Flow control: none
- Baud rate: auto baud is performed by the bootloader to compute the baud rate chosen by the host.

#### **Frame Description** The Serial Protocol is based on the Intel Hex-type records.

Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized in Table 4.

#### Table 4. Intel Hex Type Frame

Record Mark ':'	Record length	Load Offset	Record Type	Data or Info	Checksum
1 byte	1 byte	2 bytes	1 byte	n byte	1 byte

- Record Mark:
  - Record Mark is the start of frame. This field must contain ":".
- Record length:
  - Record length specifies the number of Bytes of information or data which follows the Record Type field.
- Load Offset:
  - Load Offset specifies the 16-bit starting load offset of the data Bytes, therefore this field is used only for Data Program Record.
- Record Type:
  - Record Type specifies the command type. This field is used to interpret the remaining information within the frame.
- Data/Info:
  - Data/Info is a variable length field. It consists of zero or more Bytes encoded as pairs of hexadecimal digits. The meaning of data depends on the Record Type.
- Checksum:
  - The two's complement of the 8-bit Bytes that result from converting each pair of ASCII hexadecimal digits to one Byte of binary, and include the Record Length field to the last Byte of the Data/Info field inclusive. Therefore, the sum of all the ASCII pairs in a record after converting to binary, from the Record Length field to and the Checksum field inclusive, is zero.

### 8 AT89C51SND1 UART Bootloader

#### Protocol


Overview

An initialization step must be performed after each Reset. After microcontroller reset, the bootloader waits for an auto baud sequence (see Section "Autobaud Performances", page 9).

When the communication is initialized the protocol depends on the record type issued by the host.

**Communication Initialization** The host initiates the communication by sending a "U" character to help the bootloader to compute the baud rate (auto baud).

#### Figure 4. Initialization



#### Autobaud Performances

The bootloader supports a wide range of baud rates. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. Table 5 shows the auto baud capabilities.

#### Table 5. Autobaud Performances

	F <sub>OSC</sub> = 12 MHz		F <sub>osc</sub> = 16 MHz		F <sub>osc</sub> = 20 MHz	
Baudrate	Status	Error%	Status	Error%	Status	Error%
9600	ОК	0.16	ОК	0.16	ОК	0.16
19200	ОК	0.16	ОК	0.16	ОК	0.16
38400	OK/KO <sup>1</sup>	2.34	ОК	0.16	ОК	1.36
57600	ОК	0.16	OK/KO <sup>1</sup>	2.12	ОК	1.36
115200			OK/KO <sup>1</sup>	3.55	ОК	1.36

Note: 1. Depending on the host, error values may lead to unsupported baudrate.

# Command Data Stream Protocol


All commands are sent using the same flow. Each frame sent by the host is echoed by the bootloader.







#### Figure 5. Command Flow



Requests from Host

Command Name	Record Type	Load Offset	Record Length	Data[0]	 Data[127]
Program Flash	00h	Start Address	nb of Data	х	 x

Answers from Bootloader


The bootloader answers with:


same page.

- "." & "CR" & "LF" when the data are programmed
- "X" & "CR" & "LF" if the checksum is wrong
- "P" & "CR" & "LF" if the Security is set

### 10 AT89C51SND1 UART Bootloader

Flow Description





Programming Example

	Programming 1	Data	(write	55h	at	address	0010h	in	the	Flash)	
--	---------------	------	--------	-----	----	---------	-------	----	-----	--------	--

HOST	:	01	0010	00	55	9A		
BOOTLOADER	:	01	0010	00	55	9A	CR	LF





#### **Reading the Flash Data**

The flow described in Figure 7 allows the user to read data in the Flash memory. A blank check command is possible with this flow.

The device splits into blocks of 16 bytes the data to transfer to the Host if the number of data to display is greater than 16 data bytes.

Requests from Host

Command Name	Record Type	Load Offset	Record Length	Data[0]	Data[1]	Data[2]	Data[3]	Data[4]
Read Flash								00h
Blank check on Flash	04h	x	05h	Start Address		End Address		01h

Note: The field "Load offset" is not used.

Answers from Bootloader


- The bootloader answers to a read Flash data memory command:
  - "Address = data " & "CR" & "LF" up to 16 data by line.
  - "X" & "CR" & "LF" if the checksum is wrong
  - "L" & "CR" & "LF" if the Security is set

The bootloader answers to blank check command:

- "." & "CR" & "LF" when the blank check is OK
- "First Address wrong" "CR" & "LF" when the blank check is fail
- X" & "CR" & "LF" if the checksum is wrong
- "P" & "CR" & "LF" if the Security is set

Flow Description

Figure 7. Blank Check Command




### 12 AT89C51SND1 UART Bootloader

Blank Check Example

Blank Check	ok											
HOST	:	05	0000	04	0000	7fff	01	78				
BOOTLOADER	:	05	0000	04	0000	7fff	01	78	. CR	LF		
Blank Check	ok	at	addr	ess	xxx	x						
HOST	:	05	0000	04	0000	7fff	01	78				
BOOTLOADER	:	05	0000	04	0000	7FFF	01	78	xxxx	CR	$\mathbf{LF}$	
Blank Check	wi	th	check	sur	n err	or						
HOST	:	05	0000	04	0000	7FFF	01	70				
BOOTLOADER	:	05	0000	04	0000	7fff	01	70	X CR	LF	CR	$\mathbf{LF}$

#### Flow Description







#### Blank Check Example

Display data from address 0000h to 0020h

HOST	: 05 0000 04 0000 0020 00 D7	
BOOTLOADER	: 05 0000 04 0000 0020 00 D7	
BOOTLOADER	0000=data CR LF	(16 data)
BOOTLOADER	0010=data CR LF	(16 data)
BOOTLOADER	0020=data CR LF	(1 data)

# Program ConfigurationThe flow described in Figure 9 allows the user to program Configuration InformationInformationregarding the bootloader functionality.

The Boot Process Configuration:

BSB SBV Fuse bits (BLJB and X2 bits) (see Section "Mapping and Default Value of Hardware Security Byte", page 3) SSB

#### Requests from Host

Command Name	Record Type	Load Offset	Record Length	Data[0]	Data[1]	Data[2]
Erase SBV & BSB			02h	04h	00h	
Program SSB level1			02h	05h	00h	
Program SSB level2			0211	0011	01h	
Program BSB	03h	х	03h	06h	00h	value
Program SBV			0011	0011	01h	value
Program bit BLJB			03h	0Ah	04h	bit value
Program bit X2			0311	UAII	08h	Dit value

Note: 1. The field "Load Offset" is not used

2. To program the BLJB and X2 bit the "bit value" is 00h or 01h.


Answers from Bootloader

#### The bootloader answers with:

- "." & "CR" & "LF" when the value is programmed
- "X" & "CR" & "LF" if the checksum is wrong
- "P" & "CR" & "LF" if the Security is set

### 14 AT89C51SND1 UART Bootloader

Figure 9. Write Command Flow



Program Configuration Example

Programming A	tme	l fu	incti	ion (	wri	ite	SSE	3 to	level	2)
HOST	: 0	2 00	000 0	03 05	01	F5				
BOOTLOADER	: 0	2 00	00 0	03 05	01	F5.	CR	LF		
Writing Frame	: (w)	rite	e BSE	3 to	55ł	1)				
HOST	: 0	3 00	000 0	3 06	00	55	9F			
BOOTLOADER	: 0	3 00	000 0	3 06	00	55	9f	. CR	LF	





#### Read Configuration Information or Manufacturer Information

The flow described in Figure 10 allows the user to read the configuration or manufacturer information.

Requests from Host


Command Name	Record Type	Load Offset	Record Length	Data[0]	Data[1]
Read Manufacturer Code					00h
Read Family Code				00h	01h
Read Product Name				0011	02h
Read Product Revision					03h
Read SSB					00h
Read BSB	05h	x	02h	07h	01h
Read SBV					02h
Read HSB (Fuse bit)				0Bh	00h
Read Device ID1				0Eh	00h
Read Device ID2				VEN	01h
Read bootloader version				0Fh	00h

Note: The field "Load Offset" is not used.

Answers from Bootloader

The bootloader answers with:

- "value" & "." & "CR" & "LF" when the value is programmed
- "X" & "CR" & "LF" if the checksum is wrong
- "P" & "CR" & "LF" if the Security is set



### 16 AT89C51SND1 UART Bootloader

#### Read Example

	Read function	n (read S	BV)				
	HOST	: 02 000	0 05 07 0	)2 F0			
	BOOTLOADER	: 02 000	0 05 07 0	)2 F0 Valu	e . CR LF		
	Atmel Read f	unction (	(read boo	otloader	version)		
	HOST	: 02 000	0 01 02 0	00 FB			
	BOOTLOADER	: 02 000	0 01 02 0	0 FB Valu	e . CR LF		
Erase the Flash	The flow describe	d in Figure	11 allows ti	he user to e	rase the Fla	sh memory.	
	Two modes of Fla	ash erasing	are possibl	e:			
	Full Chip eras	se					
	Block erase						
	The Full Chip era Bytes at their defa BSB = FFh SBV = F0h SSB = FFh (N	ault values:		the whole I	Flash and s	ets some C	onfiguration
	The full chip erase			hatovor the	Software S	ecurity Ryte	valua is
	The Block erase of	-				county Dyte	value 13.
	Four Blocks are d		-	-			
	<ul> <li>block0 (From</li> </ul>			SNDT.			
	<ul> <li>block0 (From</li> </ul>		-				
	<ul> <li>block1 (From</li> </ul>		-				
	<ul> <li>block2 (From</li> </ul>						
		0000111011	,				
Requests from Host							
			Record	Load	Record		
	Command Name		Туре	Offset	Length	Data[0]	Data[1]
	Erase block0 (0k to 8	ik)					00h
	Erase block1 (8k to 1	6k)			02h	01h	20h
	Erase block2 (16k to	32k)	03h	х	02	•	40h
	Erase block2 (32k to	64k)					80h
	Full chip erase				01h	07h	-
Answers from Bootloader	As the Program ( possible answers • "." & "CR" & "I	:				ock commar	nd has three


- "X" & "CR" & "LF" if the checksum is wrong
- "P" & "CR" & "LF" if the Security is set

4241B-MP3-07/04





#### Figure 11. Erase Command



Example

Full	Chip	Erase					
HOST		:	01	0000	03	07	F5

BOOTLOADER	:	01	0000	03	07	F5	CR	LF

Erase Block1(	8k	to	) 16k	)					
HOST	:	02	0000	03	01	20	DA		
BOOTLOADER	:	02	0000	03	01	20	DA	CR	$\mathbf{LF}$

### 18 AT89C51SND1 UART Bootloader

#### Start the Application

The command described below allows to start the application directly from the bootloader upon a specific command reception.

Two options are possible:

- Start the application with a reset pulse generation (using watchdog). When the device receives this command, the watchdog is enabled and the bootloader enters a waiting loop until the watchdog resets the device. Take care that if an external reset chip is used, the reset pulse in output may be wrong and in this case the reset sequence is not correctly executed.
- Start the application without reset A jump at the address 0000h is used to start the application without reset.

#### Requests from Host

Command Name	Record Type	Load Offset	Record Length	Data[0]	Data[1]	Data[2]	Data[3]
Start application with a reset pulse generation	03h	x	02h	03h	00h		
Start application with a jump at "address"			04h	0311	01h	Add	Iress

#### Answer from Bootloader

No answer is returned by the device.

Start Application Example

ti	on	with	re	set	: pi	ıls	e		
:	02	0000	03	03	00	F8			
:	02	0000	03	03	00	F8			
ti	on	with	out	re	eset	t a	t a	address	0000h
:	04	0000	03	03	01	00	00	F5	
:	04	0000	03	03	01	00	00	F5	
	: : ti	: 02 : 02 tion : 04	: 02 0000 : 02 0000 tion with : 04 0000	: 02 0000 03 : 02 0000 03 tion without : 04 0000 03	: 02 0000 03 03 : 02 0000 03 03 tion without re : 04 0000 03 03	: 02 0000 03 03 00 : 02 0000 03 03 00 tion without reset : 04 0000 03 03 01	: 02 0000 03 03 00 F8 : 02 0000 03 03 00 F8 tion without reset a : 04 0000 03 03 01 00	: 02 0000 03 03 00 F8 tion without reset at a : 04 0000 03 03 01 00 00	: 02 0000 03 03 00 F8



MEI

In-Application Programming/Self-	The IAP allows to reprogram the microcontroller's on-chip Flash memory without remov- ing it from the system and while the embedded application is running.
Programming	The user application can call some Application Programming Interface (API) routines allowing IAP. These API are executed by the bootloader.
	To call the corresponding API, the user must use a set of Flash_api routines which can be linked with the application.
	Example of Flash_api routines are available on the Atmel web site on the software appli- cation note:
	<ul> <li>C Flash Drivers for the AT89C51SND1.</li> </ul>
	The flash_api routines on the package work only with the UART bootloader.
	The flash_api routines are listed in APPENDIX B.
API Call	
Process	The application selects an API by setting R1, ACC, DPTR0 and DPTR1 registers.
	All calls are made through a common interface "USER_CALL" at the address FFF0h.
	The jump at the USER_CALL must be done by LCALL instruction to be able to come- back in the application.
	Before jump at the USER_CALL, the bit ENBOOT in AUXR1 register must be set.
Constraints	The interrupts are not disabled by the bootloader.
	Interrupts must be disabled by user prior to jump to the USER_CALL, then re-enabled when returning.
	The user must take care of hardware watchdog before launching a Flash operation.
	For more information regarding the Flash writing time refer to the AT89C51SND1 datasheet.
API Commands	Several types of APIs are available:
	Read/Program Flash Data memory
	Read Configuration and Manufacturer Information
	Program Configuration Information
	Erase Flash
	Start bootloader
Read/Program Flash Memory	All routines to access Flash data are managed directly from the application without using bootloader resources.
	To read the Flash memory the bootloader is not involved.
	For more details on these routines see the AT89C51SND1 Datasheet sections "Pro- gram/Code Memory".
	Two routines are available to program the Flash:
	–api_wr_code_byte
	–api_wr_code_page

- The application program loads the column latches of the Flash then calls the \_\_api\_wr\_code\_byte or \_\_api\_wr\_code\_page see datasheet in section "Program/Code Memory".
- Parameter Settings

API_name	R1	DPTR0	DPTR1	ACC
api_wr_code_byte	02h	Address in Flash memory to write		Value to write
api_wr_code_page	09h	Address of the first Byte to program in the Flash memory	Address in XRAM of the first data to program	Number of Bytes to program

• Instruction: LCALL FFF0h.

Note: No special resources are used by the bootloader during this operation

- Read Configuration and Manufacturer Information
- Parameter Settings

#### DPTR0 ACC API\_name R1 DPTR1 0Bh return HSB \_\_api\_rd\_HSB 0000h х \_\_api\_rd\_BSB 07h 0001h х return BSB 07h 0002h return SBV \_\_api\_rd\_SBV х \_\_api\_rd\_SSB 07h 0000h return SSB х return 00h 0000h \_api\_rd\_manufacturer х manufacturer id \_\_api\_rd\_device\_id1 00h 0001h return id1 х \_\_api\_rd\_device\_id2 00h 0002h х return id2 \_\_api\_rd\_device\_id3 00h 0003h return id3 х \_\_api\_rd\_bootloader\_v return version 0Fh 0000h х ersion value

Instruction: LCALL FFF0h.

At the complete API execution by the bootloader, the value to read is in the api\_value variable.

Note: No special resources are used by the bootloader during this operation.

# Program Configuration Information

Parameter Settings								
API_name	R1	DPTR0	DPTR1	ACC				
api_set_X2	0Ah	0008h	х	00h				
api_clr_X2	0Ah	0008h	х	01h				
api_set_BLJB	0Ah	0004h	х	00h				
api_clr_BLJB	0Ah	0004h	x	01h				
api_wr_BSB	06h	0000h	х	value to write				
api_wr_SBV	06h	0001h	х	value to write				
api_wr_SSB_LEVEL0	05h	FFh	х	x				





#### Parameter Settings (Continued)

API_name	R1	DPTR0	DPTR1	ACC
api_wr_SSB_LEVEL1	05h	FEh	х	x
api_wr_SSB_LEVEL2	05h	FCh	х	x

• Instruction: LCALL FFF0h.

#### The AT89C51SND1 Flash memory is divided in four blocks:

Block 0: from address 0000h to 1FFFh (64 pages)

Block 1: from address 2000h to 3FFFh (64 pages)

Block 2: from address 4000h to 7FFFh (128 pages)

Block 3: from address 8000h to FFFFh (256 pages)

Parameter Settings

API_name	R1	DPTR0	DPTR1	ACC
api_erase_block0	01h	0000h	х	x
api_erase_block1		2000h	х	x
api_erase_block2		4000h	х	x
api_erase_block3		8000h	х	x

• Instruction: LCALL FFF0h.

- Note: 1. Refer to the AT89C51SND1 datasheet for information on write operation timing and multiply this timing by the number of pages.
  - 2. No special resources are used by the bootloader during these operations

#### Start Bootloader

**Erase Flash** 

This routine allows to start at the beginning of the bootloader as after a reset. After calling this routine the regular boot process is performed and the communication must be opened before any action.

- No special parameter setting
- Set bit ENBOOT in AUXR1 register
- instruction: LJUMP or LCALL at address F000h

### 22 AT89C51SND1 UART Bootloader

Note: 1. Refer to the AT89C51SND1 datasheet for information on write operation timing.2. No special resources are used by the bootloader during these operations.

### Appendix A

 Table 6.
 Summary of Frames From Host

Command	Record Type	Record Length	Offset	Data[0]	Data[1]	Data[2]	Data[3]	Data[4]
Program Nb Data Byte in Flash.	00h	nb of data (up to 128)	start address	x	х	x	x	х
Erase block0 (0000h-1FFFh)					00h	_	_	-
Erase block1 (2000h-3FFFh)	_	02h		01h	20h	-	-	-
Erase block2 (4000h-7FFFh)		0211	х	UIII	40h	-	_	-
Erase block3 (8000h-FFFFh)					80h	-	_	-
Start application with a reset pulse generation		02h	x	0.01-	00h	_	-	_
Start application with a jump at "address"		04h	x	03h	01h	ado	Iress	_
Erase SBV & BSB	03h	02h	x	04h	00h	-	_	_
Program SSB level 1			х		00h	_	_	_
Program SSB level 2	_		х	05h	01h	_	_	_
Program BSB		03h	х	06h	00h	value	_	_
Program SBV			x		01h	value	_	_
Full Chip Erase		01h	х	07h	-	_	_	_
Program bit BLJB		00h	х	046	04h	bit value	_	-
Program bit X2		03h	х	0Ah	08h	bit value	-	-
Read Flash	0.4h	05h		Chart /		End Address		00h
Blank Check	04h	05h	х	Start P	Address			01h
Read Manufacturer Code					00h	-	-	-
Read Family Code				00h	01h	-	_	-
Read Product Name				UUN	02h	-	_	-
Read Product Revision					03h	-	_	-
Read SSB					00h	_	_	-
Read BSB	05h	02h	x	07h	01h	_	_	-
Read SBV					02h	-	-	-
Read Hardware Byte				0Bh	00h	_	_	_
Read Device Boot ID1	1				00h	_	_	_
Read Device Boot ID2				0Eh	01h	_	_	_
Read bootloader Version	1			0Fh	00h	_	_	_



### Appendix B

Table 7. API Summary

Function_Name	Bootloader Execution	R1	DPTR0	DPTR1	ACC
api_rd_code_byte	no				
api_wr_code_byte	yes	02h	Address in Flash memory to write	_	Value to write
api_wr_code_page	yes	09h	Address of first Byte to program in Flash memory	Address in XRAM of the first data to program	Number of Byte to program
api_erase_block0	yes	01h	0000h	x	х
api_erase_block1	yes	01h	2000h	х	х
api_erase_block2	yes	01h	4000h	x	х
api_erase_block3	yes	01h	8000h	x	х
api_rd_HSB	yes	0Bh	0000h	x	return value
api_set_X2	yes	0Ah	0008h	x	00h
api_clr_X2	yes	0Ah	0008h	x	01h
api_set_BLJB	yes	0Ah	0004h	x	00h
api_clr_BLJB	yes	0Ah	0004h	x	01h
api_rd_BSB	yes	07h	0001h	x	return value
api_wr_BSB	yes	06h	0000h	x	value
api_rd_SBV	yes	07h	0002h	x	return value
api_wr_SBV	yes	06h	0001h	x	value
api_erase_SBV	yes	06h	0001h	x	FCh
api_rd_SSB	yes	07h	0000h	x	return value
api_wr_SSB_level0	yes	05h	00FFh	x	х
api_wr_SSB_level1	yes	05h	00FEh	x	х
api_wr_SSB_level2	yes	05h	00FCh	x	х
api_rd_manufacturer	yes	00h	0000h	x	return value
api_rd_device_id1	yes	00h	0001h	x	return value
api_rd_device_id2	yes	00h	0002h	x	return value
api_rd_device_id3	yes	00h	0003h	x	return value
api_rd_bootloader_version	yes	0Fh	0000h	x	return value
api_start_bootloader	no	_	-	_	_

## AT89C51SND1 UART Bootloader



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### **Microcontrollers**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Chevenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Chevenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries.



Printed on recycled paper.

4241B-MP3-07/04 /xM