ADM809-5S/L

## FEATURES

Specified Over Temperature
Low Power Consumption ( $17 \mu \mathrm{~A}$ )
Precision Voltage Monitor: 3 V, 5 V Options
Reset Assertion Down to 1 V V cc
30 ms min Power-On Reset
Logic Low RESET Output

## APPLICATIONS

Microprocessor Systems
Computers
Controllers
Intelligent Instruments
Automotive Systems

## GENERAL DESCRIPTION

The ADM809-5S/L supervisory circuits monitor the power supply voltage in microprocessor systems. It provides a reset output during power-up, power-down and brownout conditions. On power-up, an internal timer holds reset asserted for 55 ms . This holds the microprocessor in a reset state until conditions have stabilized. The $\overline{\text { RESET }}$ output remains operational with $\mathrm{V}_{\mathrm{CC}}$ as low as 1 V . The ADM809-5S/L provides an active low reset signal ( $\overline{\mathrm{RESET}})$.
The reset comparator features built-in glitch immunity, making it immune to fast transients on $\mathrm{V}_{\mathrm{CC}}$.
The ADM809-5S/L consumes only $17 \mu \mathrm{~A}$, making it suitable for low power portable equipment.

REV. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM


Figure 1. Typical Operating Circuit

##  Models unless otherwise noted.)



## ABSOLUTE MAXIMUM RATINGS*

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| $\mathrm{V}_{\text {CC }}$ | -0.3 V to +6 V |
| :---: | :---: |
| RESET, $\overline{\text { RESET }}$ | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input Current |  |
| $\mathrm{V}_{\mathrm{CC}}$ | 20 mA |
| Output Current |  |
| RESET, $\overline{\text { RESET }}$ | 20 mA |
| Rate of Rise, $\mathrm{V}_{\mathrm{CC}}$ | $100 \mathrm{~V} / \mu \mathrm{s}$ |
| Power Dissipation, RT-3 SOT-23 |  |
| Derate by $4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ | . . 320 mW |


Input Current
$\qquad$
Output Current
RESET, $\overline{\text { RESET }}$
20 mA
Power Dissipation, RT-3 SOT-23
Derate by $4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}$ Thermal Impedance . . . . . . . . . . . . . . . . . . . . $333^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
Vapor Phase ( 60 sec ) . . . . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

[^0]
## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADM809-5S/L features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN FUNCTION DESCRIPTION
$\left.\begin{array}{l|l|l}\hline \text { Pin } & \text { Mnemonic } & \text { Function } \\ \hline 1 & \text { GND } & \begin{array}{l}\text { 0 V. Ground reference for all } \\ \text { signals. }\end{array} \\ \hline 2 & \overline{\text { RESET }} & \begin{array}{l}\text { Active Low Logic Output. } \overline{\text { RESET }} \\ \text { remains low while V } \\ \text { CC }\end{array} \\ \text { reset below the } \\ \text { for 55 ms (typ) after V } \mathrm{V}_{\mathrm{CC}} \text { rises } \\ \text { above the reset threshold }\end{array}\right]$.

## PIN CONFIGURATION



$\mathrm{t} 1=\overline{\text { RESET }}$ TIME $=55 \mathrm{~ms}$ TYP. $\mathrm{V}_{\text {REF }}=\overline{\text { RESET }}$ VOLTAGE THRESHOLD

Figure 2. Power Fail $\overline{R e s e t}$ Timing

Table I. $\overline{\text { RESET Threshold Options }}$

| Model | $\overline{\text { RESET }}$ <br> Threshold |
| :--- | :--- |
| ADM809-5LART | 4.63 V |
| ADM809-5SART | 2.93 V |

ORDERING GUIDE

| Model | Reset <br> Threshold | Temperature <br> Range | Branding <br> Information | Quantity |
| :--- | :--- | :--- | :--- | :--- |
| ADM809-5LART-REEL | 4.63 V | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | M9L | 10 K |
| ADM809-5LART-REEL-7 | 4.63 V | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | M9L | 3 K |
| ADM809-5SART-REEL | 2.93 V | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | M9S | 10 K |
| ADM809-5SART-REEL-7 | 2.93 V | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | M9S | 3 K |
| ADM809-5SCHIPS | 2.93 V | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | NA | 1 Wafer |

## ADM809-5S/L -Typical Performance Characteristics



TPC 1. Supply Current vs. Temperature (No Load)


TPC 4. Power-Down RESET Delay vs. Temperature ADM809-5S


TPC 2. Maximum Transient Duration Without Causing a RESET Pulse vs. RESET Comparator Overdrive


TPC 5. Normalized RESET Voltage
Threshold vs. Temperature


TPC 3. Power-Down RESET Delay vs. Temperature ADM809-5L

## INTERFACING TO OTHER DEVICES OUTPUT

The ADM809-5S/L is designed to integrate with as many devices as possible and therefore has an output dependant on $\mathrm{V}_{\mathrm{CC}}$. Because of this design approach, interfacing this device to other devices is simplified.

ENSURING A VALID RESET OUTPUT DOWN TO $V_{C C}=0 \mathbf{V}$ When $\mathrm{V}_{\mathrm{CC}}$ falls below 0.8 V , ADM809-5S/L's RESET no longer sinks current. A high impedance CMOS logic input connected to RESET may, therefore, drift to undetermined logic levels. To eliminate this problem a $100 \mathrm{k} \Omega$ resistor should be connected from $\overline{\mathrm{RESET}}$ to ground.


Figure 3. Ensuring a Valid $\overline{R E S E T}$ Output Down to $V_{C C}=0 V$

## THE BENEFITS OF A VERY ACCURATE RESET THRESHOLD

In other microprocessor supervisory circuits, tolerances in supply voltages lead to an overall increase in RESET tolerance levels due to the deterioration of the microprocessor RESET circuit's power supply. The possibility of a malfunction during a power failure is greatly reduced because the ADM809-5S/L series can operate effectively even when there are large degradations of the supply voltages. Another advantage of the ADM809-5S/L series is its very accurate internal voltage reference circuit. These benefits combine to produce an exceptionally reliable Voltage Monitor Circuit.

## INTERFACING TO MICROPROCESSORS WITH <br> MULTIPLE INTERRUPTS

In a number of cases it is necessary to interface many interrupts from different devices (i.e., thermal, attitude, and velocity sensors). The ADM809-5S/L can easily be integrated into existing interrupt-handling circuits (Figure 6) or used as a stand-alone device.


Figure 4. Interfacing to $\mu$ Ps with Multiple Interrupts


Figure 5. Alternative Application Circuit with Extra Decoupling


Figure 6. Additional Decoupling Can Be Achieved Using a 100 nF Capacitor Between Vcc and Ground



[^0]:    *Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

