MITSUBISHI (DIGITAL ASSP)

M66250P/FP

5120×8-BIT LINE MEMORY(FIFO/LIFO)

DESCRIPTION


The M66250P/FP is a high-speed line memory with a FIFO (First In First Out) structure of 5120 -word×8-bit configuration which uses high-performance silicon gate CMOS process technology.

The M66250 can also be used for LIFO (Last In First Out). The start address of reading can be specified.

It has separate clock, enable and reset signals for write and read and is most suitable as a buffer memory between devices with different data processing throughput.


FEATURES

- Memory configuration of 5120 words × 8 bits (dynamic memory)
- Output hold · · · · · · · · 5ns (Min.)
- FIFO/LIFO switching function
- Start address specification function (at reading)
- LIFO operation on single chip
- Built in pullup/pulldown resistor for the mode control pin.
- Write and read operations can be performed separately.
- Variable-length delay bit



APPLICATION

High-speed facsimiles, digital photocopiers, laser beam printers.





FUNCTION

Write is performed by taking in the content of data inputs $D_0{\sim}D_7$, in synchronous with the rise of the write clock input WCK, when write enable input \overline{WE} is low-level, the write address counter incrementing or decrementing simultaneously. When \overline{WE} is high-level, write is prohibited and the write address counter stops. When the write reset input \overline{WRES} is set to low-level, the write address counter is initialized. When the read enable input \overline{RE} is low-level, read is performed by outputting the memory content to data output $Q_0 \sim Q_7$ in synchronous with the rise of the read clock input RCK, and the read address counter is incremented or decremented at same time.

When $\overline{\text{RE}}$ is high-level, read is prohibited, and the read address counter stops. The output enters the floating state (high-impedance state).

When the read reset input $\overline{\text{RRES}}$ is set to low-level, the read address counter is initialized.

When command enable input $\overline{\text{CE}}$ is low-level, the instruction cycle is enabled. The FIFO/LIFO mode is set by the serial address input SA in synchronous with the rise of the address clock input ACK during the instruction cycle when the mode/address selection input M/ $\overline{\text{A}}$ is high-level. The start address is set by the serial address input SA in synchronous with the rise of the address clock input ACK during the instruction cycle when M/ $\overline{\text{A}}$ is low-level.

FUNCTIONAL DESCRIPTION

- 1. Function Setting
- (1) Function setting table
- ① System reset setting

	CE	(SA) SRES	RRES	RCK	Function
L	H	L	L	Ť	FIFO mode, no start address setting, read counter reset

CE	(SA) SRES	WRES	wcĸ	Fuction
Н	L	L	1	FIFO mode, no start address setting, write counter reset

2 Mode setting

ÇĒ	M/Ā (LAE)	ACK	SA (SRES)	Function
L	Н	1	Н	FIFO mode setting
L	Н	t	L	LIFO mode setting
L	L	†	×	Start address setting (13 bits)

X:LorH

Note: The above mode becomes effective after the first reset.

3 Effect of start address setting


CE	SA (SRES)	(M/Ā) LĀĒ	RRES	RCK	Function	
Н	Н	L	L	†	Start address setting is effective	
Н	Н	Н	L	1	Start address setting is not effective	



(2) FIFO/LIFO mode setting

When the mode/address selection input M/ \overline{A} is high-level and the command enable input \overline{CE} is low-level, the FIFO/-LIFO mode is selected by the serial address input SA, in synchronous with the address clock input ACK. When the command enable input \overline{CE} is high-level and the write reset

input $\overline{\text{WRES}}$ is low-level, mode setting is completed in synchronous with the rise of the write clock input WCK, also provided that the write reset input $\overline{\text{WRES}}$ is low-level, in synchronous with the rise of the read clock input RCK and the read reset input $\overline{\text{RRES}}$ is low-level. The address counter is initialized at the same time.




In the FIFO mode, the write address counter moves to address 0 in synchronous with the rise of the write clock input WCK when the write reset input $\overline{\text{WRES}}$ is set to low-level. The address of the write address counter increases in synchronous with the rise of the write clock input WCK. When the read reset input $\overline{\text{RRES}}$ is low-level, the read address counter moves to address 0 if the start address is not specified, and moves to the start address if the start address is specified, in synchronous with the rise of the read clock input RCK. The cycles of the read address counter increases in synchronous with the read clock input RCK.

In LIFO mode the write address counter moves to address 0 or 5119 in synchronous with the rise of write clock input WCK, when the write reset input $\overline{\text{WRES}}$ is low-level, and, the read address counter moves to address 0 or 5119 if the start address is not specified or to the start address m or 5119-m if the start address is specified, in synchronous with the rise of the read clock input RCK. When the read reset input $\overline{\text{RRES}}$ is low-level. The cycle of the write address counter goes up or down in synchronous with the rise of the write clock input WCK.

(3) Start address setting

When the mode/address selection input M/A is low-level and the command enable input \overline{CE} is low-level, the address that reading starts from is set by serial address input SA in synchronous with the rise of the address clock input ACK. When the command enable input \overline{CE} is high-level and the read reset input \overline{RRES} is low-level, the read address counter moves to the specified address in synchronous with the rise of the read clock invut RCK.






(4) System reset setting

(FIFO and address counter reset setting)

When the command enable input \overline{CE} is high-level and \overline{SRES} is low-level, and if the write reset input \overline{WRES} and read reset input \overline{RRES} are set to low-level, then the FIFO mode setting and the address counter are reset in synchronous with the rise of WCK and RCK.



(Note) To uneffect system reset, $SA(\overline{SRES})$ should be set to high-level during \overline{WRES} and \overline{RRES} are low-level.



M66250P/FP

5120×8-BIT LINE MEMORY(FIFO/LIFO)

2. Write address and read address operation in FIFO and LIFO mode

FIFO and LIFO	Start address setting	Write address and read address operation	Write address/read address in read
mode setting	otal doorood dotting	Time dadroos and road addroos operation	reset/write reset operation
FIFO	No	Write address 0 W A 5119	Write address: address counter is set to 0 Read address: address counter is set to 0
LIFO	No	① Read address P 5119	
		⊕ Read address ⊕ R 5119 Write address ⊕ W 5119	
		② Read address R read the write data ①	Write address: the set address of 0 or 5119 is set mutually.
		Write address W	
		③ Read address Fread the write data ②	Read address: the set address of 0 or 5119 is set mutually.
		Write address ├──────₩	
FIFO	Yes	Write address 0 W A 5119 0 m R A 5119 Read address 0 T T T T T T T T T T T T T T T T T T	Write address : address counter is set to 0 Read address : address counter is set to m which is specified by the start address
LIFO	Yes	① Read address 5119-m R 5119 Write address 0 w m	Write address: the set address of () or 5119 is set mutually.
		② Read address R read the write data ①	
		Write address	Read address: address counter is set to address which is specified as the start address
		Write address ├── W	



OPERATION FLOW CHART START CE="H", WRES="L", RRES="L" System reset WCK 1 RCK † CE= "H" , SRES= "L" CE= "L" , M/A= "H" SA LIFO mode "H" FIFO mode ACK t ACK CE ĈĒ "H" "H" "L" "L" M/A= "L" M/A= "L" SA (address) SA (Address) n = 13n = 13CE= "H" SRES= "H" SRES= "H" Start address Start address LAE is not effective LAE is not effective "H" "L" Start address "L" Start address is effective is effective WRES="L" RRES= "L" WRES="L' RRES= "L" RRES-WRES="L' RRES="L" WRES="L" **RCK** RCK wcĸ WCK RCK wcĸ WCK RCK Read from Read from Write from Write from Read from Write Read from Write from start address 5119— Start address start address address 0 or 5119 address address 0 or 5119 address 0 address 0 address 0 0 or 5119 FIFO mode LIFO mode Note: Perform write reset and read reset before setting function after power-on.



ABSOLUTE MAXIMUM RATINGS (Ta=-20+70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
V _I	Input voltage	7	-0.5~V _{cc} +0.5	V
Vo	Output voltage	7	-0.5~V _{cc} +0.5	V
Pd	Maximum power dissipation	Ta=25°C	550(Note 1)	mW
Tstg	Storage temperature range		−65 ~+150	°C

Note 1 : $Ta \ge 68^{\circ}C$ are derated at -9.7mw/ $^{\circ}C$ ($28P_2W$)

RECOMMENDED OPERATING CONDITIONS $(\tau_a = -20 \sim +70 ^{\circ}\text{C})$

Cumbal	Davamatas		Limits		
Symbol V _{CC}	Parameter	Min.	Тур	Max.	Unit
Vcc	Supply voltage	4.5	5	5. 5	V
GND	Ground		0		V
Topr	Operating ambient temperature range	-20		70	ဗ

ELECTRICAL CHARACTERISTICS (T_a=-20~+70°C, V_{cc}=5V±10%, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits		
		<u>'</u>		Min.	Тур.	0.8 0.55 1.0 0.27 -1.0	Unit
V _{IH}	High-level input voltage			2.0			V
VIL	Low-level input voltage					0, 8	v
VoH	High-level cutput voltage	I _{OH} =-4mA		V _{CC} -0.8	•	1	v
VOL	Low-level output voltage	I _{OL} =4mA		100 010		0.55	v
I _{IH}	High-level input current	1 1	, WRES, WCK, RE, RRES, K, CE, D0~D7				μA
		V _I =V _{CC} ACI	K, SA(SRES), M/A(LAE)		7272	0.8 0.55 1.0 0.27 -1.0	mA
I _{ft} _	Low-level input current	RCI	, WRES, WCK, RE, RRES, K, ACK, SA(SRES), N(LAE), D0~D7			-1.0	μΑ
		V _I =GND CE				0.8 0.55 1.0 0.27 -1.0 -0.27 5.0 -5.0	mA
lozh	Off state high-level output current	V ₀ =V _{CC}					μA
lozL	Off state low-level output current	V ₀ =GND		1			μΑ
lcc	Average operating supply current	V _I =V _{IH} , V _{IL} Outp	V _i =V _{IH} , V _{IL} Output open two:k, tack=100ns				mA
CI	Input capacitance	f=1MHz				10	pF
C0	Output capacitance when off,	f=1MHz					pF

SWITCHING CHARACTERISTICS ($T_a = -20 \sim +70 ^{\circ}C$, $V_{cc} = 5 \text{ V} \pm 10 \%$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
,	Tarameter	rest conditions	Min.	Тур.	Max.	Unit
t _{AC}	Access time				40	ns
t _{OH}	Output hold time		5			ns
toL	Output "L" period when reset		5		40	ns
toen	Output enable time		5		40	ns
topis	Output disable time		5		40	ns



MITSUBISHI (DIGITAL ASSP) M66250P/FP

5120×8-BIT LINE MEMORY(FIFO/LIFO)

TIMING REQUIREMENTS ($T_a = -20 \sim +70 \, \text{C}$, $V_{\text{CC}} = 5 \, \text{V} \pm 10 \%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Syllibol	Faranteter	rest conditions	Min.	Тур.	Max.	Unit
twck	Write clock (WCK) cycle		50			ns
twckH	Write clock (WCK) "H" pulse width		25			ns
twckL	Write clock (WCK) "L" pulse width		25			ns
t _{RCK}	Read clock (RCK) cycle		50			ns
tackh	Read clock (RCK) "H" pulse width		25			ns
tRCKL	Read clock (RCK) "L" pulse width		25			ns
tos	Data set up time before WCK		15			ns
t _{DH}	Data hold time after WCK		5			ns
t _{RESS}	Reset set up time before WCK, RCK		15			ns
t _{RESH}	Reset hold time after WCK, RCK		5			ns
tNRESS	Non-reset set up time before WCK, RCK		25			ns
t _{NRESH}	Non-reset hold time after WCK, RCK		5			ns
twes	WE set up time before WCK		15			ns
twen	WE hold time after WCK		5			ns
t _{NWES}	WE non-select set up time before WCK		15			ns
t _{NWEH}	WE non-select hold time after WCK		5			ns
tRES	RE set up time before RCK		15			ns
t _{REH}	RE hold time after RCK		5			ns
t _{NRES}	RE non-select set up time before RCK		15			ns
t _{NREH}	RE non-select hold time after RCK		5			ns
t _r , t _f	Input pulse rise and fall time				20	ns
t _H	Data hold time				20	ms

Note 1 : For 1 line access, the following should be satis fild:

WE "H" level period≦ 20ms—5120·t_{WCK}- WRES "L" level period


RE "H" level period≦ 20ms—5120·t_{RCK}- RRES "L" level period

TIMING REQUIREMENTS ($T_a = -20 \sim +70 \degree$, $V_{cc} = 5 \text{ V} \pm 10 \%$, unless otherwise noted)

Symbol	Davamatas	T		Limits		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tMAS	M/A set up time before ACK		25			ns
tMAH	M/Ā hold time after ACK		5			ns
t _{CES1}	CE set up time before ACK		25			ns
t _{CEH1}	CE hold time after ACK		5			ns
tsas	SA set up time before ACK		25			ns
tsah	SA hold time after ACK		5			ns
tLAES	LAE set up time before WCK, RCK		25			ns
tLAEH	LAE hold time after WCK, RCK		5			ns
tsans	SA "H" set up time before WCK, RCK when reset		25			ns
t _{SAHH}	SA "H" hold time after WCK, RCK when reset	a	5			ns
tcesz	CE set up time before WCK, RCK when system reset		25			ns
t _{CEH2}	CE hold time after WCK, RCK when system reset		5			ns
t _{SRESS}	SRES set up time before WCK, RCK when system reset		25			ns
t _{SRESH}	SRES hold time after WCK, RCK when system reset		5			ns
tACKH	"H" pulse width for ACK		50			ns
tackl	"L" pulse width for ACK		50			ns
tRECR	WCK, RCK recovery time after mode set		100			ns
tRECCE	CE recovery time after reset		100			ns



TEST CIRCUIT




Input pulse amplitude : $0\sim3V$ Input pulse rise and fall time : 3ns

Reference voltage Input : 1,3V Output : 1,3V

: 1.3V (However, todis(Lz) is 10% of output amplitude and todis(Hz) is 90% of that for decision). | Item | SW1 | SW2 | toDIS(LZ) | Close | Open | Close | toDIS(HZ) | Close | Open | toEN(ZL) | Close | Open | toEN(ZH) | Open | Close |

Load capacity C_L includes float capacity of connection and input capacity of probe.


todis, toen Test Condition






OPERATION TIMING

- 1. FIFO mode
- Write cycle (This operation timing is irrelevant to start address setting)




Write reset cycle (Irrelevant to start address setting)

(The reset cycle requires a minimum of two cycles. Before the first reset cycle and after the power is turned on WRES should be set to high-level for 1 cycle or more.)



Matters that needs attetion when WCK stops



WRES = "H"


Input data of n cycle is read at the rising edge after WCK of n cycle and writing operation starts in the WCK low-level period of n+1 cycle. The writing operation is complete at the falling edge after n+1 cycle.

To stop reading write data at n cycle, enter WCK before the rising edge after n+1 cycle.

When the cycle next to n cycle is a disable cycle, WCK for a cycle requires to be entered after the disable cycle as well.




• Read cycle (This operation timing is irrelevant to start address setting)



Read reset cycle

(The reset cycle requires two cycles at minimum. During the first two cycles Qn is low-level. For one cycle or more, RRES should be set to high-level befor the first reset cycle, and after power is turned on.)




RE= "L", LAE= "H"

SRES= "H"

• Read reset cycle (start address is set)

(The reset cycle requires two cycles at minimum. During the first two cycles, Qn is low-level. For at least one cycle RRES should be set to high-level before the first reset cycle, and after power is turned on.)






MITSUBISHI < DIGITAL ASSP> M66250P/FP

5120×8-BIT LINE MEMORY(FIFO/LIFO)

2. LIFO mode

• Start address is not set

(The reset cycle requires two cycles at minimum. During the first two cycles, Qn is low-level. For at least one cycle, RRES should be set to high-level and WRES should be set to high-level before the first reset cycle and after power is turned on.)




MITSUBISHI (DIGITAL ASSP) M66250P/FP

5120×8-BIT LINE MEMORY(FIFO/LIFO)

Start address is set

(The reset cycle requires two cycles at minimum, and the first two cycles Qn is low-level. More than one cycle should be set when RRES is high-level before the first reset cycle after power on.)



N≥3 RE, WE= "L"




MITSUBISHI < DIGITAL ASSP> M66250P/FP

5120×8-BIT LINE MEMORY(FIFO/LIFO)

- 3. Variable length delay bits
- (1) FIFO mode/without setting of start address
- 1-line (5120 bits) delay

A write input data is written to memory at the second rise edge of WCK in the cycle, and a read output data is output from memory at the first rise edge of RCK in the cycle, so that 1-line delay can be made easily (A reset cycle requires at least 2 cycles. On goes to the "L" level during the first 2 cycles. However, it is necessary to set at least one cycle of RRES="H" and WRES="H" before the first reset cycle after power is turned on).




WE, RE="L", LAE="H", SRES="H"



N-bit delay 1


(Sliding input timing of WRES and RRES at a cycle corresponding to delay length)
(A reset cycle requires at least 2 cycles. Qn goes to the L" level during the first 2 cycles. However, it is necessary to set at least one cycle of RRES="H" and WRES="H" before the first reset cycle after power is turned on).



N-bit delay 2

(Disabling RE during the period corresponding to delay length to slide an address)

(A reset cycle requires at least 2 cycles. Qn goes to the "L" level during the first 2 cycles. However, it is necessary to set at least one cycle of RRES="H" and WRES="H" before the first reset cycle after power is turned on).







(2) FIFO mode/with setting of start address

● N-m bit delay 1

(Sliding input timing of WRES and RRES at a cycle corresponding to delay length)
(A reset cycle requires at least 2 cycles. On goes to the L" level during the first 2 cycles. However, it is necessary to set at least one cycle of RRES=
"H" and WRES="H" before the first reset cycle after power is turned on).





WE, RE="L"


N≥3

m is an address specified as a start address. $m \le n$




N-m bit delay 2

(Disabling $\overline{\text{RE}}$ during the period corresponding to delay length to slide an address)
(A reset cycle requires at least 2 cycles. Qn goes to the L" level during the first 2 cycles. However, it is necessary to set at least one cycle of $\overline{\text{RRES}}$ ="H" and $\overline{\text{WRES}}$ ="H" before the first reset cycle after power is turned on).






(3) Inter-FIFO delay compensation by setting a start address



FIFO1 Without setting of start address

FIFO2 With setting of start address Address 2

(A reset cycle requires at least 2 cycles. On goes to the "L" level during the first 2 cycles. However, it is necessary to set at least one cycle of RRES="H" and WRES="H" before the first reset cycle after power is turned on).



<u>WE1</u>, 2= RE 1, 2= "L" <u>LAE1</u>, 2= "L" <u>SRES1</u>, 2= "H" N≥3

