



# SAF1761

## Hi-Speed Universal Serial Bus On-The-Go controller

Rev. 01 — 18 November 2009

Product data sheet

## 1. General description

The SAF1761 is a single-chip Hi-Speed Universal Serial Bus (USB) On-The-Go (OTG) Controller integrated with advanced NXP slave host controller and the peripheral controller.

The Hi-Speed USB host controller and peripheral controller comply to [Ref. 1 “Universal Serial Bus Specification Rev. 2.0”](#) and support data transfer speeds of up to 480 Mbit/s. The Enhanced Host Controller Interface (EHCI) core implemented in the host controller is adapted from [Ref. 2 “Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0”](#). The OTG controller adheres to [Ref. 3 “On-The-Go Supplement to the USB Specification Rev. 1.3”](#).

The SAF1761 has three USB ports. Port 1 can be configured to function as a downstream port, an upstream port or an OTG port; ports 2 and 3 are always configured as downstream ports. The OTG port can switch its role from host to peripheral, and peripheral to host. The OTG port can become a host through the Host Negotiation Protocol (HNP) as specified in the OTG supplement.

## 2. Features

- Automotive qualified in accordance with AEC-Q100
- Compliant with [Ref. 1 “Universal Serial Bus Specification Rev. 2.0”](#); supporting data transfer at high-speed (480 Mbit/s), full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s)
- Integrated Transaction Translator (TT) for original USB (full-speed and low-speed) peripheral support
- Three USB ports that support three operational modes:
  - ◆ Mode 1: Port 1 is an OTG controller port, and ports 2 and 3 are host controller ports
  - ◆ Mode 2: Ports 1, 2 and 3 are host controller ports
  - ◆ Mode 3: Port 1 is a peripheral controller port, and ports 2 and 3 are host controller ports
- Supports OTG Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
- Multitasking support with virtual segmentation feature (up to four banks)
- High-speed memory controller (variable latency and SRAM external interface)
- Directly addressable memory architecture
- Generic processor interface to most CPUs, such as Hitachi SH-3 and SH-4, NXP XA, Intel StrongARM, NEC and Toshiba MIPS, Freescale DragonBall and PowerPC Reduced Instruction Set Computer (RISC) processors
- Configurable 32-bit and 16-bit external memory data bus
- Supports Programmed I/O (PIO) and Direct Memory Access (DMA)



- Slave DMA implementation on CPU interface to reduce the host systems CPU load
- Separate IRQ, DREQ and DACK lines for the host controller and the peripheral controller
- Integrated multi-configuration FIFO
- Double-buffering scheme increases throughput and facilitates real-time data transfer
- Integrated Phase-Locked Loop (PLL) with external 12 MHz crystal for low ElectroMagnetic Interference (EMI)
- Tolerant I/O for low voltage CPU interface (1.65 V to 3.3 V)
- 3.3 V-to-5.0 V external power supply input
- Integrated 5.0 V-to-1.8 V or 3.3 V-to-1.8 V voltage regulator (internal 1.8 V for low-power core)
- Internal power-on reset or low-voltage reset and block-dedicated software reset
- Supports suspend and remote wake-up
- Built-in overcurrent circuitry (analog overcurrent protection)
- Hybrid-power mode:  $V_{CC(5V)}$  (can be switched off),  $V_{CC(I/O)}$  (permanent)
- Target total current consumption:
  - ◆ Normal operation; one port in high-speed active:  $I_{CC} < 100$  mA when the internal charge pump is not used
  - ◆ Suspend mode:  $I_{CC(susp)} < 150$   $\mu$ A at ambient temperature of +25 °C
- Host controller-specific features
  - ◆ High performance USB host with integrated Hi-Speed USB transceivers; supports high-speed, full-speed and low-speed
  - ◆ EHCI core is adapted from [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#)
  - ◆ Configurable power management
  - ◆ Integrated TT for Original USB peripheral support on all three ports
  - ◆ Integrated 64 kB high-speed memory (internally organized as 8 k  $\times$  64 bit)
  - ◆ Additional 2.5 kB separate memory for TT
  - ◆ Individual or global overcurrent protection with built-in sense circuits
  - ◆ Built-in overcurrent circuitry (digital or analog overcurrent protection)
- OTG controller-specific features
  - ◆ OTG transceiver: fully integrated; adheres to [Ref. 3 "On-The-Go Supplement to the USB Specification Rev. 1.3"](#)
  - ◆ Supports HNP and SRP for OTG dual-role devices
  - ◆ HNP: status and control registers for software implementation
  - ◆ SRP: status and control registers for software implementation
  - ◆ Programmable timers with high resolution (0.01 ms to 80 ms) for HNP and SRP
  - ◆ Supports external source of  $V_{BUS}$
- Peripheral controller-specific features
  - ◆ High-performance USB peripheral controller with integrated Serial Interface Engine (SIE), FIFO memory and transceiver
  - ◆ Complies with [Ref. 1 "Universal Serial Bus Specification Rev. 2.0"](#) and most device class specifications
  - ◆ Supports auto Hi-Speed USB mode discovery and Original USB fallback capabilities
  - ◆ Supports high-speed and full-speed on the peripheral controller

- ◆ Bus-powered or self-powered capability with suspend mode
- ◆ Slave DMA, fully autonomous and supports multiple configurations
- ◆ Seven IN endpoints, seven OUT endpoints and one fixed control IN and OUT endpoint
- ◆ Integrated 8 kB memory
- ◆ Software-controllable connection to the USB bus, SoftConnect

## 3. Applications

The SAF1761 can be used to implement a dual-role USB device in any application, USB host or USB peripheral, depending on the cable connection. If the dual-role device is connected to a typical USB peripheral, it behaves like a typical USB host. The dual-role device can also be connected to a PC or any other USB host and behave like a typical USB peripheral.

### 3.1 Host/peripheral roles

- Automotive integrated head unit for connectivity ports
- Mobile phone to/from:
  - ◆ Mobile phone: exchange contact information
  - ◆ Digital still camera: e-mail pictures or upload pictures to the web
  - ◆ MP3 player: upload/download/broadcast music
  - ◆ Mass storage: upload/download files
  - ◆ Scanner: scan business cards
- Digital still camera to/from:
  - ◆ Digital still camera: exchange pictures
  - ◆ Mobile phone: e-mail pictures, upload pictures to the web
  - ◆ Printer: print pictures
  - ◆ Mass storage: store pictures
- Printer to/from:
  - ◆ Digital still camera: print pictures
  - ◆ Scanner: print scanned image
  - ◆ Mass storage: print files stored in a device
- MP3 player to/from:
  - ◆ MP3 player: exchange songs
  - ◆ Mass storage: upload/download songs
- Oscilloscope to/from:
  - ◆ Printer: print screen image
- Personal digital assistant to/from:
  - ◆ Personal digital assistant: exchange files
  - ◆ Printer: print files
  - ◆ Mobile phone: upload/download files
  - ◆ MP3 player: upload/download songs
  - ◆ Scanner: scan pictures
  - ◆ Mass storage: upload/download files
  - ◆ Global Positioning System (GPS): obtain directions, mapping information
  - ◆ Digital still camera: upload pictures
  - ◆ Oscilloscope: configure oscilloscope

### 4. Ordering information

Table 1. Ordering information

Type number	Package		Version
	Name	Description	
SAF1761BE	LQFP128	plastic low profile quad flat package; 128 leads; body 14 × 20 × 1.4 mm	SOT425-1



## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration (LQFP128); top view

### 6.2 Pin description

Table 2. Pin description

Symbol <sup>[1][2]</sup>	Pin	Type <sup>[3]</sup>	Description
	LQFP128		
OC3_N	1	AI/I	port 3 analog (5 V input) and digital overcurrent input; if not used, connect to $V_{CC(I/O)}$ through a 10 k $\Omega$ resistor input, 5 V tolerant
REF5V	2	AI	5 V reference input for analog OC detector; connect a 100 nF decoupling capacitor
ID	3	I	ID input to detect the default host or peripheral setting when port 1 is in OTG mode; pull-up to 3.3 V through a 4.7 k $\Omega$ resistor input, 3.3 V tolerant
GND <sub>A</sub>	4	G	analog ground
REG1V8	5	P	core power output (1.8 V); internal 1.8 V for the digital core; used for decoupling; connect a 100 nF capacitor; for details on additional capacitor placement, see <a href="#">Section 7.8</a>
$V_{CC(5V)}$	6	P	input to internal regulators (3.0 V-to-5.5 V); connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
$V_{CC(5V)}$	7	P	input to internal regulators (3.0 V-to-5.5 V); connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
GND(OSC)	8	G	oscillator ground
REG3V3	9	P	regulator output (3.3 V); for decoupling only; connect a 100 nF capacitor and a 4.7 $\mu$ F-to-10 $\mu$ F capacitor; see <a href="#">Section 7.8</a>
$V_{CC(I/O)}$	10	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
XTAL1	11	AI	12 MHz crystal connection input; connect to ground if an external clock is used
XTAL2	12	AO	12 MHz crystal connection output

Table 2. Pin description ...continued

Symbol <sup>[1][2]</sup>	Pin	Type <sup>[3]</sup>	Description
	LQFP128		
CLKIN	13	I	12 MHz oscillator or clock input; when not in use, connect to V <sub>CC(I/O)</sub>
GNDD	14	G	digital ground
GND(RREF1)	15	G	RREF1 ground
RREF1	16	AI	reference resistor connection; connect a 12 kΩ ± 1 % resistor between this pin and the RREF1 ground
GNDA	17	G	analog ground
DM1	18	AI/O	downstream data minus port 1
GNDA	19	G	analog ground
DP1	20	AI/O	downstream data plus port 1
PSW1_N	21	OD	power switch port 1, active LOW output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant
GND(RREF2)	22	G	RREF2 ground
RREF2	23	AI	reference resistor connection; connect a 12 kΩ ± 1 % resistor between this pin and the RREF2 ground
GNDA	24	G	analog ground
DM2	25	AI/O	downstream data minus port 2
GNDA	26	G	analog ground
DP2	27	AI/O	downstream data plus port 2
PSW2_N	28	OD	power switch port 2, active LOW output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant
GND(RREF3)	29	G	RREF3 ground
RREF3	30	AI	reference resistor connection; connect a 12 kΩ ± 1 % resistor between this pin and the RREF3 ground
GNDA	31	G	analog ground
DM3	32	AI/O	downstream data minus port 3
GNDA	33	G	analog ground
DP3	34	AI/O	downstream data plus port 3
PSW3_N	35	OD	power switch port 3, active LOW output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant
GNDD	36	G	digital ground
DATA0	37	I/O	data bit 0 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA1	38	I/O	data bit 1 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA2	39	I/O	data bit 2 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
V <sub>CC(I/O)</sub>	40	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
DATA3	41	I/O	data bit 3 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant



Table 2. Pin description ...continued

Symbol <sup>[1][2]</sup>	Pin	Type <sup>[3]</sup>	Description
	LQFP128		
DATA4	42	I/O	data bit 4 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA5	43	I/O	data bit 5 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
GNDD	44	G	digital ground
DATA6	45	I/O	data bit 6 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA7	46	I/O	data bit 7 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA8	47	I/O	data bit 8 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
V <sub>CC(I/O)</sub>	48	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
DATA9	49	I/O	data bit 9 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
REG1V8	50	P	core power output (1.8 V); internal 1.8 V for the digital core; used for decoupling; connect a 100 nF capacitor; for details on additional capacitor placement, see <a href="#">Section 7.8</a>
DATA10	51	I/O	data bit 10 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA11	52	I/O	data bit 11 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
GNDC	53	G	core ground
DATA12	54	I/O	data bit 12 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
GNDD	55	G	digital ground
DATA13	56	I/O	data bit 13 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA14	57	I/O	data bit 14 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA15	58	I/O	data bit 15 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
V <sub>CC(I/O)</sub>	59	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
DATA16	60	I/O	data bit 16 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA17	61	I/O	data bit 17 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA18	62	I/O	data bit 18 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
GNDD	63	G	digital ground

Table 2. Pin description ...continued

Symbol <sup>[1][2]</sup>	Pin	Type <sup>[3]</sup>	Description
	LQFP128		
DATA19	64	I/O	data bit 19 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA20	65	I/O	data bit 20 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA21	66	I/O	data bit 21 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
V <sub>CC(I/O)</sub>	67	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
DATA22	68	I/O	data bit 22 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA23	69	I/O	data bit 23 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA24	70	I/O	data bit 24 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
GNDD	71	G	digital ground
DATA25	72	I/O	data bit 25 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA26	73	I/O	data bit 26 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA27	74	I/O	data bit 27 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
V <sub>CC(I/O)</sub>	75	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
DATA28	76	I/O	data bit 28 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA29	77	I/O	data bit 29 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
DATA30	78	I/O	data bit 30 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
GNDD	79	G	digital ground
DATA31	80	I/O	data bit 31 input and output bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant
TEST	81	G	connect to ground
A1	82	I	address pin 1 input, 3.3 V tolerant
V <sub>CC(I/O)</sub>	83	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
A2	84	I	address pin 2 input, 3.3 V tolerant
REG1V8	85	P	core power output (1.8 V); internal 1.8 V for the digital core; used for decoupling; connect a 100 nF capacitor and a 4.7 μF-to-10 μF capacitor; see <a href="#">Section 7.8</a>

Table 2. Pin description ...continued

Symbol <sup>[1][2]</sup>	Pin	Type <sup>[3]</sup>	Description
	LQFP128		
A3	86	I	address pin 3 input, 3.3 V tolerant
A4	87	I	address pin 4 input, 3.3 V tolerant
GNDC	88	G	core ground
A5	89	I	address pin 5 input, 3.3 V tolerant
GNDD	90	G	digital ground
A6	91	I	address pin 6 input, 3.3 V tolerant
A7	92	I	address pin 7 input, 3.3 V tolerant
A8	93	I	address pin 8 input, 3.3 V tolerant
V <sub>CC(I/O)</sub>	94	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
A9	95	I	address pin 9 input, 3.3 V tolerant
A10	96	I	address pin 10 input, 3.3 V tolerant
A11	97	I	address pin 11 input, 3.3 V tolerant
A12	98	I	address pin 12 input, 3.3 V tolerant
GNDD	99	G	digital ground
A13	100	I	address pin 13 input, 3.3 V tolerant
A14	101	I	address pin 14 input, 3.3 V tolerant
A15	102	I	address pin 15 input, 3.3 V tolerant
A16	103	I	address pin 16 input, 3.3 V tolerant
V <sub>CC(I/O)</sub>	104	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
A17	105	I	address pin 17 input, 3.3 V tolerant
CS_N	106	I	chip select assertion indicates the SAF1761 being accessed; active LOW input, 3.3 V tolerant
RD_N	107	I	read enable; active LOW input, 3.3 V tolerant

Table 2. Pin description ...continued

Symbol <sup>[1][2]</sup>	Pin	Type <sup>[3]</sup>	Description
	LQFP128		
WR_N	108	I	write enable; active LOW input, 3.3 V tolerant
GNDD	109	G	digital ground
BAT_ON_N	110	OD	to indicate the presence of a minimum 3.3 V on pins 6 and 7 (open-drain); connect to $V_{CC(I/O)}$ through a 10 k $\Omega$ pull-up resistor output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant
DC_IRQ	111	O	peripheral controller interrupt signal output 4 mA drive, 3.3 V tolerant
HC_IRQ	112	O	host controller interrupt signal output 4 mA drive, 3.3 V tolerant
DC_DREQ	113	O	DMA controller request for the peripheral controller output pad 4 mA drive, 3.3 V tolerant
HC_DREQ	114	O	DMA controller request for the host controller output pad 4 mA drive, 3.3 V tolerant
$V_{CC(I/O)}$	115	P	digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see <a href="#">Section 7.8</a>
HC_DACK	116	I	host controller DMA request acknowledgment; when not in use, connect to $V_{CC(I/O)}$ through a 10 k $\Omega$ pull-up resistor input, 3.3 V tolerant
DC_DACK	117	I	peripheral controller DMA request acknowledgment; when not in use, connect to $V_{CC(I/O)}$ through a 10 k $\Omega$ pull-up resistor input, 3.3 V tolerant
REG1V8	118	P	core power output (1.8 V); internal 1.8 V for the digital core; used for decoupling; connect a 100 nF capacitor; for details on additional capacitor placement, see <a href="#">Section 7.8</a>
HC_SUSPEND /WAKEUP_N	119	I/OD	host controller suspend and wake-up; 3-state suspend output (active LOW) and wake-up input circuits are connected together <ul style="list-style-type: none"> <li>• HIGH = output is 3-state; SAF1761 is in suspend mode</li> <li>• LOW = output is LOW; SAF1761 is not in suspend mode</li> </ul> connect to $V_{CC(I/O)}$ through an external 10 k $\Omega$ pull-up resistor output pad, open-drain, 4 mA output drive, 3.3 V tolerant
DC_SUSPEND /WAKEUP_N	120	I/OD	peripheral controller suspend and wake-up; 3-state suspend output (active LOW) and wake-up input circuits are connected together <ul style="list-style-type: none"> <li>• HIGH = output is 3-state; the SAF1761 is in suspend mode</li> <li>• LOW = output is LOW; the SAF1761 is not in suspend mode</li> </ul> connect to $V_{CC(I/O)}$ through an external 10 k $\Omega$ pull-up resistor output pad, open-drain, 4 mA output drive, 3.3 V tolerant
GNDC	121	G	core ground
RESET_N	122	I	external power-up reset; active LOW; when reset is asserted, it is expected that bus signals are idle, that is, not toggling input, 3.3 V tolerant <b>Remark:</b> During reset, ensure that all the input pins to the SAF1761 are not toggling and are in their inactive states.
GNDA	123	G	analog ground

Table 2. Pin description ...continued

Symbol <sup>[1][2]</sup>	Pin	Type <sup>[3]</sup>	Description
	LQFP128		
C_B	124	AI/O	charge pump capacitor input; connect a 220 nF capacitor between this pin and pin 125
C_A	125	AI/O	charge pump capacitor input; connect a 220 nF capacitor between this pin and pin 124
V <sub>CC(C_IN)</sub>	126	P	charge pump input; connect to 3.3 V
OC1_N/V <sub>BUS</sub>	127	(AI/O)(I)	This pin is 5 V tolerant and has multiple functions: <ul style="list-style-type: none"> <li>• Input: Port 1 OC1_N detection when port 1 is configured for host functionality and an external power switch is used (active LOW); if not used, connect to V<sub>CC(I/O)</sub> through a 10 kΩ resistor; the 10 kΩ resistor is usually required by the open-drain output of the power-switch flag pin</li> <li>• Output: V<sub>BUS</sub> out when internal charge pump is used and port 1 is configured for the OTG functionality; typically 50 mA current capability; the overcurrent protection in this case is ensured by the internal charge pump current limitation; only for port 1</li> <li>• Input: V<sub>BUS</sub> input detection when port 1 is defined for the peripheral functionality</li> </ul>
OC2_N	128	AI/I	port 2 analog (5 V input) and digital overcurrent input (active LOW); if not used, connect to V <sub>CC(I/O)</sub> through a 10 kΩ resistor input, 5 V tolerant

[1] Symbol names ending with underscore N, for example, NAME\_N, represent active LOW signals.

[2] All ground pins should normally be connected to a common ground plane.

[3] I = input only; O = output only; I/O = digital input/output; OD = open-drain output; AI/O = analog input/output; AI = analog input; P = power; (AI/O)(I) = analog input/output digital input; AI/I = analog input digital input; G = ground supply; T = factory test pin

## 7. Functional description

### 7.1 SAF1761 internal architecture: advanced NXP slave host controller and hub

The EHCI block and the Hi-Speed USB hub block are the main components of the advanced NXP slave host controller.

The EHCI is the latest generation design, with improved data bandwidth. The EHCI in the SAF1761 is adapted from [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

The internal Hi-Speed USB hub block replaces the companion host controller block used in the original architecture of a PCI Hi-Speed USB host controllers to handle full-speed and low-speed modes. The hardware architecture in the SAF1761 is simplified to help reduce cost and development time, by eliminating the additional work involved in implementing the OHCI software required to support full-speed and low-speed modes.

[Figure 3](#) shows the internal architecture of the SAF1761. The SAF1761 implements the EHCI that has an internal port, the root hub port (not available externally), on which the internal hub is connected. The three external ports are always routed to the internal hub. The internal hub is a Hi-Speed USB (USB 2.0) hub including the TT.

**Remark:** The root hub must be enabled and the internal hub must be enumerated. Enumerate the internal hub as if it is externally connected.

At the host controller reset and initialization, the internal root hub port will be polled until a new connection is detected, showing the connection of the internal hub.

The internal Hi-Speed USB hub is enumerated using a sequence similar to a standard Hi-Speed USB hub enumeration sequence, and the polling on the root hub is stopped because the internal Hi-Speed USB hub will never be disconnected. When enumerated, the internal hub will report the three externally available ports.




Fig 3. Internal hub

### 7.1.1 Internal clock scheme and port selection

The SAF1761 has three ports. [Figure 4](#) shows the internal clock scheme of the SAF1761.




Fig 4. SAF1761 clock scheme

Port 2 does not need to be enabled by software, if only port 1 or port 3 is used. No port needs to be disabled by external pull-up resistors, if not used. The DP and DM of the unused ports need not be externally pulled HIGH because there are internal pull-down resistors on each port that are enabled by default.

[Table 3](#) lists the various port connection scenarios.

**Table 3. Port connection scenarios**

Port configuration	Port 1	Port 2	Port 3
One port (port 1)	DP and DM are routed to USB connector	DP and DM are not connected (left open)	DP and DM are not connected (left open)
One port (port 2)	DP and DM are not connected (left open)	DP and DM are routed to USB connector	DP and DM are not connected (left open)
One port (port 3)	DP and DM are not connected (left open)	DP and DM are not connected (left open)	DP and DM are routed to USB connector
Two ports (ports 1 and 2)	DP and DM are routed to USB connector	DP and DM are routed to USB connector	DP and DM are not connected (left open)
Two ports (ports 2 and 3)	DP and DM are not connected (left open)	DP and DM are routed to USB connector	DP and DM are routed to USB connector
Two ports (ports 1 and 3)	DP and DM are routed to USB connector	DP and DM are not connected (left open)	DP and DM are routed to USB connector
Three ports (ports 1, 2 and 3)	DP and DM are routed to USB connector	DP and DM are routed to USB connector	DP and DM are routed to USB connector

## 7.2 Host controller buffer memory block

### 7.2.1 General considerations

The internal addressable host controller buffer memory is 63 kB. The 63 kB effective memory size is the result of subtracting the size of the registers (1 kB) from the total addressable memory space defined in the SAF1761 (64 kB). This is the optimized value to achieve the highest performance with minimal cost.

The SAF1761 is a slave host controller. This means that it does not need access to the local bus of the system to transfer data from the system memory to the SAF1761 internal memory, unlike the case of the original PCI Hi-Speed USB host controllers. Therefore, correct data must be transferred to both the PTD area and the payload area by PIO (using CPU access) or programmed DMA.

The **slave-host** architecture ensures better compatibility with most of the processors present in the market today because not all processors allow a **bus-master** on the local bus. It also allows better load balancing of the processors local bus because only the internal bus arbiter of the processor controls the transfer of data dedicated to USB. This prevents the local bus from being busy when other more important transfers may be in the queue; and therefore achieving a **linear** system data flow that has less impact on other processes running at the same time.

The considerations mentioned are also the main reason for implementing the pre-fetching technique, instead of using a READY signal. The resulting architecture avoids **freezing** of the local bus, by asserting READY, enhancing the SAF1761 memory access time, and avoiding introduction of programmed additional wait states. For details, see [Section 7.3](#).



The total amount of memory allocated to the payload determines the maximum transfer size specified by a PTD, a larger internal memory size results in less CPU interruption for transfer programming. This means less time spent in context switching, resulting in better CPU usage.

A larger buffer also implies a larger amount of data can be transferred. The transfer, however, can be done over a longer period of time, to maintain the overall system performance. Each transfer of the USB data on the USB bus can span for up to a few milliseconds before requiring further CPU intervention for data movement.

The internal architecture of the SAF1761 allows a flexible definition of the memory buffer for optimization of the data transfer on the CPU extension bus and the USB. It is possible to implement various data transfer schemes, depending on the number and type of USB devices present. For example: push-pull; data can be written to half of the memory while data in the other half is being accessed by the host controller and sent on the USB bus. This is useful especially when a high-bandwidth **continuous or periodic** data flow is required.

Through an analysis of the hardware and software environment regarding the usual data flow and performance requirements of most embedded systems, NXP has determined the optimal size for the internal buffer as approximately 64 kB.

## 7.2.2 Structure of the SAF1761 host controller memory

The 63 kB internal memory consists of the PTD area and the payload area.

PTD memory zone is divided into three dedicated areas for each main type of USB transfer: ISOchronous (ISO), INTerrupt (INT) and Asynchronous Transfer List (ATL). As shown in [Table 4](#), the PTD areas for ISO, INT and ATL are grouped at the beginning of the memory, occupying the address range 0400h to 0FFFh, following the register address space. The payload or data area occupies the next memory address range 1000h to FFFFh, meaning that 60 kB of memory are allocated for the payload data.

A maximum of 32 PTD areas and their allocated payload areas can be defined for each type of transfer. The structure of a PTD is similar for every transfer type and consists of eight Double Words (DWs) that must be correctly programmed for a correct USB data transfer. The reserved bits of a PTD must be set to logic 0. A detailed description of the PTD structure can be found in [Section 8.5](#).

The transfer size specified by the PTD determines the contiguous USB data transfer that can be performed without any CPU intervention. The respective payload memory area must be equal to the transfer size defined. The maximum transfer size is flexible and can be optimized, depending on the number and nature of USB devices or PTDs defined and their respective MaxPacketSize.

The CPU will program the DMA to transfer the necessary data in the payload memory. The next CPU intervention will be required only when the current transfer is completed and DMA programming is necessary to transfer the next data payload. This is normally signaled by the IRQ that is generated by the SAF1761 on completing the current PTD, meaning all the data in the payload area was sent on the USB bus. The external IRQ signal is asserted according to the settings in the IRQ Mask OR or IRQ Mask AND registers, see [Section 8.4](#).

The RAM is structured in blocks of PTDs and payloads so that while the USB is executing on an active transfer-based PTD, the processor can simultaneously fill up another block area in the RAM. A PTD and its payload can then be updated on-the-fly without stopping or delaying any other USB transaction or corrupting the RAM data.

Some of the design features are:

- The address range of the internal RAM buffer is from 0400h to FFFFh.
- The internal memory contains isochronous, interrupt and asynchronous PTDs, and respective defined payloads.
- All accesses to the internal memory are double word aligned.
- Internal memory address range calculation:  
Memory address = (CPU address – 0400h) (shift right >> 3). Base address is 0400h.




Fig 5. Memory segmentation and access block diagram

Table 4. Memory address

Memory map	CPU address	Memory address
ISO	0400h to 07FFh	0000h to 007Fh
INT	0800h to 0BFFh	0080h to 00FFh
ATL	0C00h to 0FFFh	0100h to 017Fh
Payload	1000h to FFFFh	0180h to 1FFFh

Both the CPU interface logic and the USB host controller require access to the internal SAF1761 RAM at the same time. The internal arbiter controls these accesses to the internal memory, organized internally on a 64-bit data bus width, allowing a maximum bandwidth of 240 MB/s. This bandwidth avoids any bottleneck on accesses both from the CPU interface and the internal USB host controller.

### 7.3 Accessing the SAF1761 host controller memory: PIO and DMA

The CPU interface of the SAF1761 can be configured for a 16-bit or 32-bit data bus width.

When the SAF1761 is configured for a 16-bit data bus width, the upper unused 16 data lines must be pulled up to  $V_{CC(I/O)}$ . This can be achieved by connecting DATA[31:16] lines together to a single 10 k $\Omega$  pull-up resistor. The 16-bit or 32-bit data bus width configuration is done by programming bit 8 of the HW Mode Control register. This will determine the register and memory access types in both PIO and DMA modes to all internal blocks: host controller, peripheral controller and OTG controller. All accesses must be word-aligned for 16-bit mode and double word aligned for 32-bit mode, where one word = 16 bits. When accessing the host controller registers in 16-bit mode, the register access must always be completed using two subsequent accesses. In the case of a DMA transfer, the 16-bit or 32-bit data bus width configuration will determine the number of bursts that will complete a certain transfer length.

In PIO mode, CS\_N, WR\_N and RD\_N are used to access registers and memory. In DMA mode, the data validation is performed by DACK, instead of CS\_N, together with the WR\_N and RD\_N signals. The DREQ signal will always be asserted as soon as the SAF1761 DMA is enabled.

#### 7.3.1 PIO mode access, memory read cycle

The following method has been implemented to reduce the read access timing in the case of a memory read:

- The Memory register contains the starting address and the bank selection to read from the memory. Before every new read cycle of the same or different banks, an appropriate value is written to this register.
- Once a value is written to this register, the address is stored in the FIFO of that bank and is then used to pre-fetch data for the memory read of that bank.

For every subsequent read operation executed at a contiguous address, the address pointer corresponding to that bank is automatically incremented to pre-fetch the next data to be sent to the CPU.

Memory read accesses for multiple banks can be interleaved. The FIFO block handles the multiplexing of appropriate data to the CPU.

- The address written to the Memory register is incremented and used to successively pre-fetch data from the memory irrespective of the value on the address bus for each bank, until a new value for a bank is written to the Memory register. This is valid only when the address refers to the memory space (400h to FFFFh).

For example, consider the following sequence of operations:

- Write the starting (read) address 4000h and bank1 = 01b to the Memory register. When RD\_N is asserted for three cycles with A[17:16] = 01b, the returned data corresponds to addresses 4000h, 4004h and 4008h.

**Remark:** Once 4000h is written to the Memory register for bank1, the bank select value determines the successive incremental addresses used to fetch data. That is, the fetching of data is independent of the address on A[15:0] lines.

- Write the starting (read) address 4100h and bank2 = 10b to the Memory register. When RD\_N is asserted for four cycles with A[17:16] = 10b, the returned data corresponds to addresses 4100h, 4104h, 4108h and 410Ch.

Consequently, the RD\_N assertion with A[17:16] = 01b will return data from 400Ch because the bank1 read stopped there in the previous cycle. Also, RD\_N assertions with A[17:16] = 10b will now return data from 4110h because the bank2 read stopped there in the previous cycle.

### 7.3.2 PIO mode access, memory write cycle

The PIO memory writes access is similar to a normal memory access. It is not necessary to set the pre-fetching address before a write cycle to the memory.

The SAF1761 internal write address will not be automatically incremented during consecutive write accesses; unlike in a series of SAF1761 memory read cycles. The memory write address must be incremented before every access.

### 7.3.3 PIO mode access, register read cycle

The PIO register read access is similar to a general register access. It is not necessary to set a pre-fetching address before a register read.

The SAF1761 register read address will not be automatically incremented during consecutive read accesses; unlike in a series of SAF1761 memory read cycles. The SAF1761 register read address must be correctly specified before every access.

### 7.3.4 PIO mode access, register write cycle

The PIO register write access is similar to a general register access. It is not necessary to set a pre-fetching address before a register write.

The SAF1761 register write address will not be automatically incremented during consecutive write accesses; unlike in a series of SAF1761 memory read cycles. The SAF1761 register write address must be correctly specified before every access.

### 7.3.5 DMA mode, read and write operations

The internal SAF1761 host controller DMA is a slave DMA. The host system processor or DMA must ensure the data transfer to or from the SAF1761 memory.

The SAF1761 DMA supports a DMA burst length of 1, 4, 8 and 16 cycles for both the 16-bit and 32-bit data bus width. DREQ will be asserted at the beginning of the first burst of a DMA transfer and will be de-asserted on the last cycle, RD\_N or WR\_N active pulse,

of that burst. It will be reasserted shortly after the DACK de-assertion, as long as the DMA transfer counter was not reached. DREQ will be de-asserted on the last cycle when the DMA transfer counter is reached and will not be reasserted until the DMA reprogramming is performed. Both DREQ and DACK signals are programmable as active LOW or active HIGH, according to the system requirements.

The DMA start address must be initialized in the respective register, and the subsequent transfers will automatically increment the internal SAF1761 memory address. A register or memory access or access to other system memory can occur in between DMA bursts, whenever the bus is released because DACK is de-asserted, without affecting the DMA transfer counter or the current address.

Any memory area can be accessed by the systems DMA at any starting address because there are no predefined memory blocks. The DMA transfer must start on a word or double word address, depending on whether the data bus width is set to 16 bit or 32 bit. DMA is the most efficient method to initialize the payload area, to reduce the CPU usage and overall system loading.

The SAF1761 does not implement EOT to signal the end of a DMA transfer. If programmed, an interrupt may be generated by the SAF1761 at the end of the DMA transfer.

The slave DMA of the SAF1761 will issue a DREQ to the DMA controller of the system to indicate that it is programmed for transfer and data is ready. The system DMA controller may also start a transfer without the need of the DREQ, if the SAF1761 memory is available for the data transfer and the SAF1761 DMA programming is completed.

It is also possible that the systems DMA will perform a memory-to-memory type of transfer between the system memory and the SAF1761 memory. The SAF1761 will be accessed in PIO mode. Consequently, memory read operations must be preceded by initializing the Memory register (address 033Ch), as described in [Section 7.3.1](#). No IRQ will be generated by the SAF1761 on completing the DMA transfer but an internal processor interrupt may be generated to signal that the DMA transfer is completed. This is mainly useful in implementing the double-buffering scheme for data transfer to optimize the USB bandwidth.

The SAF1761 DMA programming involves:

- Set the active levels of signals DREQ and DACK in the HW Mode Control register.
- The DMA Start Address register contains the first memory address at which the data transfer will start. It must be word-aligned in 16-bit data bus mode and double word aligned in 32-bit data bus mode.
- The programming of the HcDMAConfiguration register specifies:
  - The type of transfer that will be performed: read or write.
  - The burst size, expressed in bytes, is specified, regardless of the data bus width. For the same burst size, a double number of cycles will be generated in 16-bit mode data bus width as compared to 32-bit mode.
  - The transfer length, expressed in number of bytes, defines the number of bursts. The DREQ will be de-asserted and asserted to generate the next burst, as long as there are bytes to be transferred. At the end of a transfer, the DREQ will be de-asserted and an IRQ can be generated if DMAEOTINT (bit 3 in the HcInterrupt register) is set. The maximum DMA transfer size is equal to the maximum memory

size. The transfer size can be an odd or even number of bytes, as required. If the transfer size is an odd number of bytes, the number of bytes transferred by the systems DMA is equal to the next multiple of two for the 16-bit data bus width or four for the 32-bit data bus width. For a write operation, however, only the specified odd number of bytes in the SAF1761 memory will be affected.

- Enable ENABLE\_DMA (bit 1) of the HcDMAConfiguration register to determine the assertion of DREQ immediately after setting the bit.

After programming the preceding parameters, the systems DMA may be enabled, waiting for the DREQ to start the transfer or immediate transfer may be started.

The programming of the systems DMA must match the programming of the SAF1761 DMA parameters. Only one DMA transfer may take place at a time. PIO mode data transfer may occur simultaneously with a DMA data transfer, in the same or a different memory area.

## 7.4 Interrupts

The SAF1761 will assert an IRQ according to the source or event in the HcInterrupt register. The main steps to enable the IRQ assertion are:

1. Set GLOBAL\_INTR\_EN (bit 0) in the HW Mode Control register.
2. Define the IRQ active as level or edge in INTR\_LEVEL (bit 1) of the HW Mode Control register.
3. Define the IRQ polarity as active LOW or active HIGH in INTR\_POL (bit 2) of the HW Mode Control register. These settings must match the IRQ settings of the host processor.  
By default, interrupt is level-triggered and active LOW.
4. Program the individual interrupt enable bits in the HcInterruptEnable register. The software will need to clear the Interrupt Status bits in the HcInterrupt register before enabling individual interrupt enable bits.

Additional IRQ characteristics can be adjusted in the Edge Interrupt Count register, as necessary, applicable only when IRQ is set to be edge-active; a pulse of a defined width is generated every time IRQ is active.

Bits 15 to 0 of the Edge Interrupt Count register define the IRQ pulse width. The maximum pulse width that can be programmed is FFFFh, corresponding to a 1 ms pulse width. This setting is necessary for certain processors that may require a different minimum IRQ pulse width from the default value. The default IRQ pulse width set at power-on is approximately 500 ns.

Bits 31 to 24 of the Edge Interrupt Count register define the minimum interval between two interrupts to avoid frequent interrupts to the CPU. The default value of 00h attributed to these bits determines the normal IRQ generation, without any delay. When a delay is programmed and the IRQ becomes active after the respective delay, several IRQ events may have already occurred.

All the interrupt events are represented by the respective bits allocated in the HcInterrupt register. There is no mechanism to show the order or the moment of occurrence of an interrupt.

The asserted bits in the HcInterrupt register can be cleared by writing back the same value to the HcInterrupt register. This means that writing logic 1 to each of the set bits will reset the corresponding bits to the initial inactive state.

The IRQ generation rules that apply according to the preceding settings are:

- If an event of interrupt occurs but the respective bit in the Interrupt Enable register is not set, then the respective HcInterrupt register bit is set but the interrupt signal is not asserted.  
An interrupt will be generated when interrupt is enabled and the respective bit in the Interrupt Enable register is set.
- For a level trigger, an interrupt signal remains asserted until the processor clears the HcInterrupt register by writing logic 1 to clear the HcInterrupt register bits that are set.
- If an interrupt is made edge-sensitive and is asserted, writing to clear the HcInterrupt register will not have any effect because the interrupt will be asserted for a prescribed amount of clock cycles.
- The clock stopping mechanism does not affect the generation of an interrupt. This is useful during suspend and resume cycles, when an interrupt is generated to signal a wake-up event.

The IRQ generation can also be conditioned by programming the IRQ Mask OR and IRQ Mask AND registers.

With the help of the IRQ Mask AND and IRQ Mask OR registers for each type of transfer (ISO, INT and bulk), software can determine which PTDs get priority and an interrupt will be generated when the AND or OR conditions are met. The PTDs that are set will wait until the respective bits of the remaining PTDs are set and then all PTDs generate an interrupt request to the CPU together.

The registers definition shows that the AND or OR conditions are applicable to the same category of PTDs: ISO, INT, ATL.

When an IRQ is generated, the PTD Done Map registers and the respective V bits will show which PTDs were completed.

The rules that apply to the IRQ Mask AND or IRQ Mask OR settings are:

- The OR mask has a higher priority over the AND mask. An IRQ is generated if bit n of the done map is set and the corresponding bit n of the OR Mask register is set.
- If the OR mask for any done bit is not set, then the AND mask comes into picture. An IRQ is generated if all the corresponding done bits of the AND Mask register are set. For example: If bits 2, 4 and 10 are set in the AND Mask register, an IRQ is generated only if bits 2, 4, 10 of the done map are set.
- If using the IRQ interval setting for the bulk PTD, an interrupt will only occur at the regular time interval as programmed in the ATL Done Timeout register. Even if an interrupt event occurs before the time-out of the register, no IRQ will be generated until the time is up.

For an example on using the IRQ Mask AND or IRQ Mask OR registers without the ATL Done Timeout register, see [Table 5](#).

The AND function: Activate the IRQ only if PTDs 1, 2 and 4 are done.

The OR function: If any of the PTDs 7, 8 or 9 are done, an IRQ for each of the PTD will be raised.

**Table 5. Using the IRQ Mask AND or IRQ Mask OR registers**

PTD	AND register	OR register	Time	PTD done	IRQ
1	1	0	1 ms	1	-
2	1	0	-	1	-
3	0	0	-	-	-
4	1	0	3 ms	1	active because of AND
5	0	0	-	-	-
6	0	0	-	-	-
7	0	1	5 ms	1	active because of OR
8	0	1	6 ms	1	active because of OR
9	0	1	7 ms	1	active because of OR

## 7.5 Phase-Locked Loop (PLL) clock multiplier

The internal PLL requires a 12 MHz input, which can be a 12 MHz crystal or a 12 MHz clock already existing in the system with a precision better than  $50 \times 10^{-6}$ . This allows the use of a low-cost 12 MHz crystal that also minimizes ElectroMagnetic Interference (EMI). When an external crystal is used, make sure the CLKIN pin is connected to  $V_{CC(I/O)}$ .

The PLL block generates all the main internal clocks required for normal functionality of various blocks: 30 MHz, 48 MHz and 60 MHz.

No external components are required for the PLL operation.

## 7.6 Power management

The SAF1761 implements a flexible power management scheme, allowing various power saving stages.

The usual powering scheme implies programming EHCI registers and the internal Hi-Speed USB (USB 2.0) hub in the same way it is done in the case of a PCI Hi-Speed USB host controller with a Hi-Speed USB hub attached.

When the SAF1761 is in suspend mode, the main internal clocks will be stopped to ensure minimum power consumption. An internal LazyClock of 100 kHz  $\pm$  40 % will continue running. This allows initiating a resume on one of these events:

- External USB device connect or disconnect
- CS\_N signal asserted when the SAF1761 is accessed
- Driving the HC\_SUSPEND/WAKEUP\_N pin to a LOW logical level will wake up the host controller, and driving the DC\_SUSPEND/WAKEUP\_N pin to a LOW logical level will wake up the peripheral controller

The HC\_SUSPEND/WAKEUP\_N and DC\_SUSPEND/WAKEUP\_N pins are bidirectional. These pins must be connected to the GPIO pins of a processor.

The wake up state can be verified by reading the LOW level of this pin. If the level is HIGH, it means that the SAF1761 is in the suspend state.



HC\_SUSPEND/WAKEUP\_N and DC\_SUSPEND/WAKEUP\_N require pull-up resistors because in the SAF1761 suspended state these pins become 3-state and can be pulled down, driving them externally by switching the processors GPIO lines to output mode to generate the SAF1761 wake-up.

The HC\_SUSPEND/WAKEUP\_N and DC\_SUSPEND/WAKEUP\_N pins are 3-state output and also input to the internal wake-up logic.

When in suspend mode, the SAF1761 internal wake-up circuitry will sense the status of the HC\_SUSPEND/WAKEUP\_N and DC\_SUSPEND/WAKEUP\_N pins:

- If the pins remain pulled-up, no wake-up will be generated because a HIGH is sensed by the internal wake-up circuit.
- If the pins are externally pulled LOW, for example, by the GPIO lines or just a test by jumpers, the input to the wake-up circuitry becomes LOW and the wake-up is internally initiated.

The resume state has a clock-off count timer defined by bits 31 to 16 of the Power-Down Control register. The default value of this timer is 10 ms, meaning that the resume state will be maintained for 10 ms. If during this time, the RUN/STOP bit in the USBCMD register is set to logic 1, the host controller will go into a permanent resume; the normal functional state. If the RUN/STOP bit is not set during the time determined by the clock-off count, the SAF1761 will switch back to suspend mode after the specified time. The maximum delay that can be programmed in the clock-off count field is approximately 500 ms.

The Power-Down Control register allows additionally the SAF1761 internal blocks to be disabled for lower power consumption as defined in [Section 8.3.11](#).

A very low suspend current can be achieved by completely switching off the  $V_{CC(5V0)}$  using an external PMOS transistor, controlled by one of the GPIO pins of the processor.

When the SAF1761 power is always on, the time from wake-up to suspend will be approximately 100 ms.

It is necessary to wait for the CLKREADY interrupt assertion before programming the SAF1761 because internal clocks are stopped during deep-sleep suspend and restarted after the first wake-up event. The occurrence of the CLKREADY interrupt means that internal clocks are running and the normal functionality is achieved.

It is estimated that the CLKREADY interrupt will be generated less than 100  $\mu$ s after the wake-up event, if the power to the SAF1761 was on during suspend.

If the SAF1761 is used in hybrid mode and  $V_{CC(5V0)}$  is off during suspend, a 3 ms reset pulse is required when the power is switched back on, before the resume programming sequence starts. This will ensure that internal clocks are running and all logics reach a stable initial state.

## 7.7 Overcurrent detection

The SAF1761 can implement a digital or analog overcurrent detection scheme. Bit 15 of the HW Mode Control register can be programmed to select the analog or digital overcurrent detection. An analog overcurrent detection circuit is integrated on-chip. The main features of this circuit are self reporting, automatic resetting, low-trip time and low

cost. This circuit offers an easy solution at no extra hardware cost on the board. The port power will automatically be disabled by the SAF1761 on an overcurrent event occurrence, by de-asserting the PSWn\_N signal without any software intervention.


When using the integrated analog overcurrent detection, the range of the overcurrent detection voltage for the SAF1761 is 45 mV to 120 mV. Calculation of external components should be based on the 45 mV value, with the actual overcurrent detection threshold usually positioned in the middle of the interval.

For an overcurrent limit of 500 mA per port, a PMOS transistor with  $R_{DSon}$  of approximately 100 m $\Omega$  is required. If a PMOS transistor with a lower  $R_{DSon}$  is used, the analog overcurrent detection can be adjusted using a series resistor; see [Figure 6](#).

$\Delta V_{PMOS} = \Delta V_{OC(TRIP)} = \Delta V_{TRIP(intrinsic)} - (I_{OC(nom)} \times R_{td})$ , where:

$\Delta V_{PMOS}$  = voltage drop on PMOS

$I_{OC(nom)} = 1 \mu A$



The digital overcurrent scheme requires using an external power switch with integrated overcurrent detection, such as LM3526, MIC2526 (2 ports) or LM3544 (4 ports). These devices are controlled by PSWn\_N signals corresponding to each port. In the case of overcurrent occurrence, these devices will assert OCn\_N signals. On OCn\_N assertion, the SAF1761 cuts off the port power by de-asserting PSWn\_N. The external integrated power switch will also automatically cut off the port power in the case of an overcurrent event, by implementing a thermal shutdown. An internal delay filter will prevent false overcurrent reporting because of in-rush currents when plugging a USB device. Because of this internal delay, as soon as OCn\_N is asserted, PSWn\_N will switch off the external PMOS in less than 15 ms.

**Remark:** If port 1 is used in OTG mode or as a dual-role device, the analog overcurrent detection must be used, same on all three ports, because the same bit (bit 15 of the HW Mode Control register) determines the overcurrent detection type.

## 7.8 Power supply

Figure 7 shows the SAF1761 power supply connection.





Figure 8 shows the most commonly used power supply connection.



### 7.8.1 Hybrid mode

Table 6 shows the description of hybrid mode.

Table 6. Hybrid mode

Voltage	Status
V <sub>CC(5V0)</sub>	off
V <sub>CC(I/O)</sub>	on

In hybrid mode (see Figure 9), V<sub>CC(5V0)</sub> can be switched off using an external PMOS transistor, controlled using one of the GPIO pins of the processor. This helps to reduce the suspend current, I<sub>CC(I/O)</sub>, below 100 µA. If the SAF1761 is used in hybrid mode and V<sub>CC(5V0)</sub> is off during suspend, a 3 ms reset pulse is required when power is switched back on, before the resume programming sequence starts.





Table 7 shows the status of output pins in hybrid mode.

**Table 7. Pin status during hybrid mode**

Pins	V <sub>CC(I/O)</sub>	V <sub>CC(5V0)</sub>	Status
DATA[31:0], A[17:1], TEST, HC_IRQ, DC_IRQ, HC_DREQ, DC_DREQ, HC_DACK, DC_DACK,	on	on	normal
HC_SUSPEND/WAKEUP_N, DC_SUSPEND/WAKEUP_N	off	X	undefined
CS_N, RESET_N, RD_N, WR_N	on	X	input
	off	X	undefined


### 7.9 Power-On Reset (POR)

Figure 10 shows a possible curve of REG1V8 with dips at t2 to t3 and t4 to t5. The PORP starts with a HIGH at t0. At t1, the detector will see the passing of the trip level  $V_{TRIP\_HIGH}$  and a delay element will add another  $t_{PORP}$  before the PORP drops to 0. If the dip at t4 to t5 is too short, less than 11 ms, the PORP will not react and will remain LOW. A HIGH on PORP will be generated whenever REG1V8 drops below  $V_{TRIP\_LOW}$  for more than 11 ms.



The recommended RESET input pulse length at power-on must be at least 3 ms to ensure that internal clocks are stable.

The RESET\_N pin can be either connected to  $V_{CC(I/O)}$  using the internal POR circuit or externally controlled by the microcontroller, ASIC, and so on. Figure 11 shows the availability of the clock with respect to the external POR.



## 8. Host controller

[Table 8](#) shows the bit description of the registers.

- All registers range from 0000h to 03FFh. These registers can be read or written as double word, which is 32-bit data. In case of a 16-bit data bus width, two subsequent accesses are necessary to complete the register read or write cycle.
- Operational registers range from 0000h to 01FFh. Host controller-specific and OTG controller-specific registers range from 0300h to 03FFh. Peripheral controller-specific registers range from 0200h to 02FFh.
- 17 address lines (15/14 addresses, necessary to address up to 64 kB range on a 16-bit/32-bit data bus configuration + additional 2 addresses for bank select/virtual segmentation for memory address access time improvement). A0 is not defined because 8-bit access is not implemented.

**Table 8. Host controller-specific register overview**

Address	Register	Reset value	References
<b>EHCI capability registers</b>			
0000h	CAPLENGTH	20h	<a href="#">Section 8.1.1</a>
0002h	HCVERSION	0100h	<a href="#">Section 8.1.2</a>
0004h	HCSPARAMS	0000 0011h	<a href="#">Section 8.1.3</a>
0008h	HCCPARAMS	0000 0086h	<a href="#">Section 8.1.4</a>
<b>EHCI operational registers</b>			
0020h	USBCMD	0008 0B00h	<a href="#">Section 8.2.1</a>
0024h	USBSTS	0000 0000h	<a href="#">Section 8.2.2</a>
0028h	USBINTR	0000 0000h	<a href="#">Section 8.2.3</a>
002Ch	FRINDEX	0000 0000h	<a href="#">Section 8.2.4</a>
0060h	CONFIGFLAG	0000 0000h	<a href="#">Section 8.2.5</a>
0064h	PORTSC1	0000 2000h	<a href="#">Section 8.2.6</a>
0130h	ISO PTD Done Map	0000 0000h	<a href="#">Section 8.2.7</a>
0134h	ISO PTD Skip Map	FFFF FFFFh	<a href="#">Section 8.2.8</a>
0138h	ISO PTD Last PTD	0000 0000h	<a href="#">Section 8.2.9</a>
0140h	INT PTD Done Map	0000 0000h	<a href="#">Section 8.2.10</a>
0144h	INT PTD Skip Map	FFFF FFFFh	<a href="#">Section 8.2.11</a>
0148h	INT PTD Last PTD	0000 0000h	<a href="#">Section 8.2.12</a>
0150h	ATL PTD Done Map	0000 0000h	<a href="#">Section 8.2.13</a>
0154h	ATL PTD Skip Map	FFFF FFFFh	<a href="#">Section 8.2.14</a>
0158h	ATL PTD Last PTD	0000 0000h	<a href="#">Section 8.2.15</a>
<b>Configuration registers</b>			
0300h	HW Mode Control	0000 0100h	<a href="#">Section 8.3.1</a>
0304h	HcChipID	0001 1761h	<a href="#">Section 8.3.2</a>
0308h	HcScratch	0000 0000h	<a href="#">Section 8.3.3</a>
030Ch	SW Reset	0000 0000h	<a href="#">Section 8.3.4</a>
0330h	HcDMAConfiguration	0000 0000h	<a href="#">Section 8.3.5</a>
0334h	HcBufferStatus	0000 0000h	<a href="#">Section 8.3.6</a>

**Table 8.** Host controller-specific register overview ...continued

Address	Register	Reset value	References
0338h	ATL Done Timeout	0000 0000h	<a href="#">Section 8.3.7</a>
033Ch	Memory	0000 0000h	<a href="#">Section 8.3.8</a>
0340h	Edge Interrupt Count	0000 000Fh	<a href="#">Section 8.3.9</a>
0344h	DMA Start address	0000 0000h	<a href="#">Section 8.3.10</a>
0354h	Power-Down Control	03E8 1BA0h	<a href="#">Section 8.3.11</a>
<b>Interrupt registers</b>			
0310h	HcInterrupt	0000 0000h	<a href="#">Section 8.4.1</a>
0314h	HcInterruptEnable	0000 0000h	<a href="#">Section 8.4.2</a>
0318h	ISO IRQ Mask OR	0000 0000h	<a href="#">Section 8.4.3</a>
031Ch	INT IRQ Mask OR	0000 0000h	<a href="#">Section 8.4.4</a>
0320h	ATL IRQ Mask OR	0000 0000h	<a href="#">Section 8.4.5</a>
0324h	ISO IRQ Mask AND	0000 0000h	<a href="#">Section 8.4.6</a>
0328h	INT IRQ Mask AND	0000 0000h	<a href="#">Section 8.4.7</a>
032Ch	ATL IRQ Mask AND	0000 0000h	<a href="#">Section 8.4.8</a>

## 8.1 EHCI capability registers

### 8.1.1 CAPLENGTH register

The bit description of the Capability Length (CAPLENGTH) register is given in [Table 9](#).

**Table 9.** CAPLENGTH - Capability Length register (address 0000h) bit description

Bit	Symbol	Access	Value	Description
7 to 0	CAPLENGTH[7:0]	R	20h	<b>Capability Length:</b> This is used as an offset. It is added to the register base to find the beginning of the operational register space.

### 8.1.2 HCIVERSION register

[Table 10](#) shows the bit description of the Host Controller Interface Version Number (HCIVERSION) register.

**Table 10.** HCIVERSION - Host Controller Interface Version Number register (address 0002h) bit description

Bit	Symbol	Access	Value	Description
15 to 0	HCIVERSION[15:0]	R	0100h	<b>Host Controller Interface Version Number:</b> It contains a BCD encoding of the version number of the interface to which the host controller interface conforms.



### 8.1.3 HCSPARAMS register

The Host Controller Structural Parameters (HCSPARAMS) register is a set of fields that are structural parameters. The bit allocation is given in [Table 11](#).

**Table 11. HCSPARAMS - Host Controller Structural Parameters register (address 0004h) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit	23	22	21	20	19	18	17	16
Symbol	DPN[3:0]				reserved			P_INDICATOR
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit	15	14	13	12	11	10	9	8
Symbol	N_CC[3:0]				N_PCC[3:0]			
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Symbol	PRR	reserved		PPC	N_PORTS[3:0]			
Reset	0	0	0	1	0	0	0	1
Access	R	R	R	R	R	R	R	R

**Table 12. HCSPARAMS - Host Controller Structural Parameters register (address 0004h) bit description**

Bit	Symbol	Description <sup>[1]</sup>
31 to 24	-	reserved; write logic 0
23 to 20	DPN[3:0]	<b>Debug Port Number:</b> This field identifies which of the host controller ports is the debug port.
19 to 17	-	reserved; write logic 0
16	P_INDICATOR	<b>Port Indicators:</b> This bit indicates whether the ports support port indicator control.
15 to 12	N_CC[3:0]	<b>Number of Companion Controller:</b> This field indicates the number of companion controllers associated with this Hi-Speed USB host controller.
11 to 8	N_PCC[3:0]	<b>Number of Ports per Companion Controller:</b> This field indicates the number of ports supported per companion host controller.
7	PRR	<b>Port Routing Rules:</b> This field indicates the method used to map ports to companion controllers.
6 to 5	-	reserved; write logic 0
4	PPC	<b>Port Power Control:</b> This field indicates whether the host controller implementation includes port power control.
3 to 0	N_PORTS[3:0]	<b>N_Ports:</b> This field specifies the number of physical downstream ports implemented on this host controller.

[1] For details on register bit description, refer to [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

### 8.1.4 HCCPARAMS register

The Host Controller Capability Parameters (HCCPARAMS) register is a four byte register, and the bit allocation is given in [Table 13](#).

**Table 13. HCCPARAMS - Host Controller Capability Parameters register (address 0008h) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit	23	22	21	20	19	18	17	16
Symbol	reserved							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit	15	14	13	12	11	10	9	8
Symbol	EECP[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Symbol	IST[3:0]			reserved		ASPC	PFLF	reserved
Reset	1	0	0	0	0	1	1	0
Access	R	R	R	R	R	R	R	R

**Table 14. HCCPARAMS - Host Controller Capability Parameters register (address 0008h) bit description**

Bit	Symbol	Description <sup>[1]</sup>
31 to 16	-	reserved; write logic 0
15 to 8	EECP[7:0]	<b>EHCI Extended Capabilities Pointer:</b> Default = implementation dependent. This optional field indicates the existence of a capabilities list.
7 to 4	IST[3:0]	<b>Isochronous Scheduling Threshold:</b> Default = implementation dependent. This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule.
3	-	reserved; write logic 0
2	ASPC	<b>Asynchronous Schedule Park Capability:</b> Default = implementation dependent. If this bit is set to logic 1, the host controller supports the park feature for high-speed Transfer Descriptors in the Asynchronous Schedule.
1	PFLF	<b>Programmable Frame List Flag:</b> Default = implementation dependent. If this bit is cleared, the system software must use a frame list length of 1024 elements with this host controller. If PFLF is set, the system software can specify and use a smaller frame list and configure the host through the Frame List Size (FLS) field of the USBCMD register.
0	-	reserved; write logic 0

[1] For details on register bit description, refer to [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

## 8.2 EHCI operational registers

### 8.2.1 USBCMD register

The USB Command (USBCMD) register indicates the command to be executed by the serial host controller. Writing to this register causes a command to be executed. [Table 15](#) shows the USBCMD register bit allocation.

**Table 15. USBCMD - USB Command register (address 0020h) bit allocation**

Bit	31	30	29	28	27	26	25	24	
Symbol	reserved <sup>[1]</sup>								
Reset	0	0	0	0	0	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	16	
Symbol	reserved <sup>[1]</sup>								
Reset	0	0	0	0	1	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	8	
Symbol	reserved <sup>[1]</sup>								
Reset	0	0	0	0	1	0	1	1	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	0	
Symbol	LHCR	reserved <sup>[1]</sup>					HCRESET	RS	
Reset	0	0	0	0	0	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

[1] The reserved bits should always be written with the reset value.

**Table 16. USBCMD - USB Command register (address 0020h) bit description**

Bit	Symbol	Description <sup>[1]</sup>
31 to 8	-	reserved
7	LHCR	<b>Light Host Controller Reset</b> (optional): If implemented, it allows the driver software to reset the EHCI controller without affecting the state of the ports or the relationship to the companion host controllers. If not implemented, a read of this field will always return logic 0.
6 to 2	-	reserved
1	HCRESET	<b>Host Controller Reset:</b> This control bit is used by the software to reset the host controller.
0	RS	<b>Run/Stop:</b> 1 = Run. The host controller executes the schedule. 0 = Stop.

[1] For details on register bit description, refer to [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

## 8.2.2 USBSTS register

The USB Status (USBSTS) register indicates pending interrupts and various states of the host controller. The status resulting from a transaction on the serial bus is not indicated in this register. Software clears register bits by writing ones to them. The bit allocation is given in [Table 17](#).

**Table 17. USBSTS - USB Status register (address 0024h) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>				FLR	PCD	reserved <sup>[1]</sup>	
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 18. USBSTS - USB Status register (address 0024h) bit description**

Bit	Symbol	Description <sup>[1]</sup>
31 to 4	-	reserved; write logic 0
3	FLR	<b>Frame List Rollover:</b> The host controller sets this bit to logic 1 when the frame list Index rolls over from its maximum value to zero.
2	PCD	<b>Port Change Detect:</b> The host controller sets this bit to logic 1 when any port, where the PO bit is cleared, has a change to a one or a FPR bit changes to a one as a result of a J-K transition detected on a suspended port.
1 to 0	-	reserved

[1] For details on register bit description, refer to [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

### 8.2.3 USBINTR register

The USB Interrupt (USBINTR) register is a read or write register located at 0028h. All the bits in this register are reserved.

### 8.2.4 FRINDEX register

The Frame Index (FRINDEX) register is used by the host controller to index into the periodic frame list. The register updates every 125  $\mu$ s (once each microframe). Bits n to 3 are used to select a particular entry in the periodic frame list during periodic schedule execution. The number of bits used for the index depends on the size of the frame list as set by the system software in the Frame List Size (FLS) field of the USBCMD register. This register must be written as a double word. A word-only write (16-bit mode) produces undefined results. A write to this register while the Run/Stop (R/S) bit is set produces undefined results. Writes to this register also affect the SOF value. The bit allocation is given in [Table 19](#).

**Table 19. FRINDEX - Frame Index register (address: 002Ch) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>		FRINDEX[13:8]					
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	FRINDEX[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 20. FRINDEX - Frame Index register (address: 002Ch) bit description**

Bit	Symbol	Description <sup>[1]</sup>
31 to 14	-	reserved
13 to 0	FRINDEX[13:0]	<b>Frame Index:</b> Bits in this register are used for the frame number in the SOF packet and as the index into the frame list. The value in this register increments at the end of each time frame. For example, microframe.

[1] For details on register bit description, refer to [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

### 8.2.5 CONFIGFLAG register

The bit allocation of the Configure Flag (CONFIGFLAG) register is given in [Table 21](#).

**Table 21. CONFIGFLAG - Configure Flag register (address 0060h) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>							CF
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 22. CONFIGFLAG - Configure Flag register (address 0060h) bit description**

Bit	Symbol	Description <sup>[1]</sup>
31 to 1	-	reserved
0	CF	<b>Configure Flag:</b> The host software sets this bit as the last action when it is configuring the host controller. This bit controls the default port-routing control logic.

[1] For details on register bit description, refer to [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

### 8.2.6 PORTSC1 register

The Port Status and Control (PORTSC) register (bit allocation: [Table 23](#)) is in the power well. It is reset by hardware only when the auxiliary power is initially applied or in response to a host controller reset. The initial conditions of a port are:

- No peripheral connected
- Port disabled

If the port has power control, software cannot change the state of the port until it sets port power bits. Software must not attempt to change the state of the port until the power is stable on the port (maximum delay is 20 ms from the transition).

Table 23. PORTSC1 - Port Status and Control 1 register (address 0064h) bit allocation

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>				PTC[3:0]			
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	PIC[1:0]		PO	PP	LS[1:0]		reserved <sup>[1]</sup>	PR
Reset	0	0	1	0	0	0	0	0
Access	R	R	R/W	R/W	R/W	R/W	R/W	R
Bit	7	6	5	4	3	2	1	0
Symbol	SUSP	FPR	reserved <sup>[1]</sup>			PED	ECSC	ECSS
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R

[1] The reserved bits should always be written with the reset value.

Table 24. PORTSC1 - Port Status and Control 1 register (address 0064h) bit description

Bit	Symbol	Description <sup>[1]</sup>
31 to 20	-	reserved
19 to 16	PTC[3:0]	<b>Port Test Control:</b> When this field is zero, the port is not operating in test mode. A nonzero value indicates that it is operating in test mode indicated by the value.
15 to 14	PIC[1:0]	<b>Port Indicator Control:</b> Writing to this field has no effect if the P_INDICATOR bit in the HCSPARAMS register is logic 0. For a description on how these bits are implemented, refer to <a href="#">Ref. 1 "Universal Serial Bus Specification Rev. 2.0"</a> . <sup>[2]</sup>
13	PO	<b>Port Owner:</b> This bit unconditionally goes to logic 0 when the configured bit in the CONFIGFLAG register makes a logic 0 to logic 1 transition. This bit unconditionally goes to logic 1 whenever the configured bit is logic 0.
12	PP	<b>Port Power:</b> The function of this bit depends on the value of the Port Power Control (PPC) field in the HCSPARAMS register.
11 to 10	LS[1:0]	<b>Line Status:</b> This field reflects the current logical levels of the DP (bit 11) and DM (bit 10) signal lines.
9	-	reserved
8	PR	<b>Port Reset:</b> Logic 1 means the port is in the reset state. Logic 0 means the port is not in reset. <sup>[2]</sup>
7	SUSP	<b>Suspend:</b> Logic 1 means the port is in the suspend state. Logic 0 means the port is not suspended. <sup>[2]</sup>
6	FPR	<b>Force Port Resume:</b> Logic 1 means resume detected or driven on the port. Logic 0 means no resume (K-state) detected or driven on the port. <sup>[2]</sup>
5 to 3	-	reserved

**Table 24. PORTSC1 - Port Status and Control 1 register (address 0064h) bit description ...continued**

Bit	Symbol	Description <sup>[1]</sup>
2	PED	<b>Port Enabled/Disabled:</b> Logic 1 means enable. Logic 0 means disable. <sup>[2]</sup>
1	ECSC	<b>Connect Status Change:</b> Logic 1 means change in ECCS. Logic 0 means no change. <sup>[2]</sup>
0	ECCS	<b>Current Connect Status:</b> Logic 1 indicates a device is present on the port. Logic 0 indicates no device is present. <sup>[2]</sup>

[1] For details on register bit description, refer to [Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"](#).

[2] These fields read logic 0, if the PP (Port Power) bit in register PORTSC1 is logic 0.

### 8.2.7 ISO PTD Done Map register

The bit description of the register is given in [Table 25](#).

**Table 25. ISO PTD Done Map register (address 0130h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ISO_PTD_DONE_MAP[31:0]	R	0000 0000h	<b>ISO PTD Done Map:</b> Done map for each of the 32 PTDs for the ISO transfer

This register represents a direct map of the done status of the 32 PTDs. The bit corresponding to a certain PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the Done Map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of new executed PTDs.

### 8.2.8 ISO PTD Skip Map register

[Table 26](#) shows the bit description of the register.

**Table 26. ISO PTD Skip Map register (address 0134h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ISO_PTD_SKIP_MAP[31:0]	R/W	FFFF FFFFh	<b>ISO PTD Skip Map:</b> Skip map for each of the 32 PTDs for the ISO transfer

When a bit in the PTD Skip Map is set to logic 1, the corresponding PTD will be skipped, independent of the V bit setting. The information in that PTD is not processed. For example, NextPTDPointer will not affect the order of processing of PTDs. The Skip bit should not normally be set on the position indicated by NextPTDPointer.

### 8.2.9 ISO PTD Last PTD register

[Table 27](#) shows the bit description of the ISO PTD Last PTD register.

**Table 27. ISO PTD Last PTD register (address 0138h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ISO_PTD_LAST_PTD[31:0]	R/W	0000 0000h	<b>ISO PTD last PTD:</b> Last PTD of the 32 PTDs is indicated by the 32 bitmap. <b>1h</b> — One PTD in ISO <b>2h</b> — Two PTDs in ISO <b>4h</b> — Three PTDs in ISO

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking V = logic 1) in that PTD category. Subsequently, the process will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the



respective memory space, would be checked, especially if only a few PTDs are defined. The LastPTD bit must be normally set to a higher position than any other position indicated by the NextPTDPointer from an active PTD.

### 8.2.10 INT PTD Done Map register

The bit description of the register is given in [Table 28](#).

**Table 28. INT PTD Done Map register (address 0140h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	INT_PTD_DONE_MAP[31:0]	R	0000 0000h	<b>INT PTD Done Map:</b> Done map for each of the 32 PTDs for the INT transfer

This register represents a direct map of the done status of the 32 PTDs. The bit corresponding to a certain PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the Done Map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of new executed PTDs.

### 8.2.11 INT PTD Skip Map register

[Table 29](#) shows the bit description of the INT PTD Skip Map register.

**Table 29. INT PTD Skip Map register (address 0144h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	INT_PTD_SKIP_MAP[31:0]	R/W	FFFF FFFFh	<b>INT PTD Skip Map:</b> Skip map for each of the 32 PTDs for the INT transfer

When a bit in the PTD Skip Map is set to logic 1, the corresponding PTD will be skipped, independent of the V bit setting. The information in that PTD is not processed. For example, NextPTDPointer will not affect the order of processing of PTDs. The Skip bit must not be normally set on the position indicated by NextPTDPointer.

### 8.2.12 INT PTD Last PTD register

The bit description of the register is given in [Table 30](#).

**Table 30. INT PTD Last PTD register (address 0148h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	INT_PTD_LAST_PTD[31:0]	R/W	0000 0000h	<b>INT PTD Last PTD:</b> Last PTD of the 32 PTDs. <b>1h</b> — One PTD in INT <b>2h</b> — Two PTDs in INT <b>3h</b> — Three PTDs in INT

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking V = logic 1) in that PTD category. Subsequently, the process will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined. The LastPTD bit must be normally set to a higher position than any other position indicated by the NextPTDPointer from an active PTD.

### 8.2.13 ATL PTD Done Map register

[Table 31](#) shows the bit description of the ATL PTD Done Map register.

**Table 31. ATL PTD Done Map register (address 0150h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ATL_PTD_DONE_MAP[31:0]	R	0000 0000h	<b>ATL PTD Done Map:</b> Done map for each of the 32 PTDs for the ATL transfer

This register represents a direct map of the done status of the 32 PTDs. The bit corresponding to a certain PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the Done Map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of new executed PTDs.

### 8.2.14 ATL PTD Skip Map register

The bit description of the register is given in [Table 32](#).

**Table 32. ATL PTD Skip Map register (address 0154h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ATL_PTD_SKIP_MAP[31:0]	R/W	FFFF FFFFh	<b>ATL PTD Skip Map:</b> Skip map for each of the 32 PTDs for the ATL transfer

When a bit in the PTD Skip Map is set to logic 1, the corresponding PTD will be skipped, independent of the V bit setting. The information in that PTD is not processed. For example, NextPTDPointer will not affect the order of processing of PTDs. The Skip bit must not normally be set on the position indicated by NextPTDPointer.

### 8.2.15 ATL PTD Last PTD register

The bit description of the ATL PTD Last PTD register is given in [Table 33](#).

**Table 33. ATL PTD Last PTD register (address 0158h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ATL_PTD_LAST_PTD[31:0]	R/W	0000 0000h	<b>ATL PTD Last PTD:</b> Last PTD of the 32 PTDs as indicated by the 32 bitmap. <b>1h</b> — One PTD in ATL <b>2h</b> — Two PTDs in ATL <b>4h</b> — Three PTDs in ATL

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking V = logic 1) in that PTD category. Subsequently, the process will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined. The LastPTD bit must normally be set to a higher position than any other position indicated by the NextPTDPointer from an active PTD.

## 8.3 Configuration registers

### 8.3.1 HW Mode Control register

Table 34 shows the bit allocation of the register.

**Table 34. HW Mode Control - Hardware Mode Control register (address 0300h) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	ALL_ATX_RESET	reserved <sup>[1]</sup>						
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	ANA_DIGI_OC	reserved <sup>[1]</sup>			DEV_DMA	COMN_IRQ	COMN_DMA	DATA_BUS_WIDTH
Reset	0	0	0	0	0	0	0	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved	DACK_POL	DREQ_POL	reserved <sup>[1]</sup>		INTR_POL	INTR_LEVEL	GLOBAL_INTR_EN
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 35. HW Mode Control - Hardware Mode Control register (address 0300h) bit description**

Bit	Symbol	Description
31	ALL_ATX_RESET	<b>All ATX Reset:</b> For debugging purposes (not used normally). 1 — Enable reset, then write back logic 0 0 — No reset
30 to 16	-	reserved; write logic 0
15	ANA_DIGI_OC	<b>Analog Digital Overcurrent:</b> This bit selects analog or digital overcurrent detection on pins OC1_N/V <sub>BUS</sub> , OC2_N and OC3_N. 0 — Digital overcurrent 1 — Analog overcurrent
14 to 12	-	reserved; write logic 0
11	DEV_DMA	<b>Device DMA:</b> When this bit and bit 9 are set, DC_DREQ and DC_DACK peripheral signals are selected on the HC_DREQ and HC_DACK pins.
10	COMN_INT	<b>Common IRQ:</b> When this bit is set, DC_IRQ will be generated on the HC_IRQ pin.
9	COMN_DMA	<b>Common DMA:</b> When this bit and bit 11 are set, the DC_DREQ and DC_DACK peripheral signals are routed to the HC_DREQ and HC_DACK pins.

**Table 35. HW Mode Control - Hardware Mode Control register (address 0300h) bit description ...continued**

Bit	Symbol	Description
8	DATA_BUS_WIDTH	<b>Data Bus Width:</b> <b>0</b> — Defines a 16-bit data bus width <b>1</b> — Sets a 32-bit data bus width  <b>Remark:</b> Setting this bit will affect all the controllers on the chip: host controller, peripheral controller and OTG controller.
7	-	reserved; write logic 0
6	DACK_POL	<b>DACK Polarity:</b> <b>1</b> — Indicates that the DACK input is active HIGH <b>0</b> — Indicates active LOW
5	DREQ_POL	<b>DREQ Polarity:</b> <b>1</b> — Indicates that the DREQ output is active HIGH <b>0</b> — Indicates active LOW
4 to 3	-	reserved; write logic 0
2	INTR_POL	<b>Interrupt Polarity:</b> <b>0</b> — Active LOW <b>1</b> — Active HIGH
1	INTR_LEVEL	<b>Interrupt Level:</b> <b>0</b> — INT is level triggered. <b>1</b> — INT is edge triggered. A pulse of certain width is generated.
0	GLOBAL_INTR_EN	<b>Global Interrupt Enable:</b> This bit must be set to logic 1 to enable IRQ signal assertion. <b>0</b> — IRQ assertion disabled. IRQ will never be asserted, regardless of other settings or IRQ events. <b>1</b> — IRQ assertion enabled. IRQ will be asserted according to the HcInterruptEnable register, and events setting and occurrence.

### 8.3.2 HcChipID register

Read this register to get the ID of the SAF1761. The upper word of the register contains the hardware version number and the lower word contains the chip ID. [Table 36](#) shows the bit description of the register.

**Table 36. HcChipID - Host Controller Chip Identifier register (address 0304h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	CHIPID[31:0]	R	0001 1761h	<b>Chip ID:</b> This register represents the hardware version number (0001h) and the chip ID (1761h).  <b>Remark:</b> The chip ID is for internal use to identify the SAF176x product family.

### 8.3.3 HcScratch register

This register is for testing and debugging purposes only. The value read back must be the same as the value that was written. The bit description of this register is given in [Table 37](#).

**Table 37. HcScratch - Host Controller Scratch register (address 0308h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	SCRATCH[31:0]	R/W	0000 0000h	<b>Scratch:</b> For testing and debugging purposes

### 8.3.4 SW Reset register

[Table 38](#) shows the bit allocation of the register.

**Table 38. SW Reset - Software Reset register (address 030Ch) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>						RESET_ HC	RESET_ ALL
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 39. SW Reset - Software Reset register (address 030Ch) bit description**

Bit	Symbol	Description
31 to 2	-	reserved; write logic 0
1	RESET_HC	<b>Reset Host Controller:</b> Reset only the host controller-specific registers (only registers with address below 300h). <b>0</b> — No reset <b>1</b> — Enable reset
0	RESET_ALL	<b>Reset All:</b> Reset all the host controller and CPU interface registers. <b>0</b> — No reset <b>1</b> — Enable reset

### 8.3.5 HcDMAConfiguration register

The bit allocation of the HcDMAConfiguration register is given in [Table 40](#).

**Table 40. HcDMAConfiguration - Host Controller Direct Memory Access Configuration register (address 0330h) bit allocation**

Bit	31	30	29	28	27	26	25	24	
Symbol	DMA_COUNTER[23:16]								
Reset	0	0	0	0	0	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	16	
Symbol	DMA_COUNTER[15:8]								
Reset	0	0	0	0	0	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	8	
Symbol	DMA_COUNTER[7:0]								
Reset	0	0	0	0	0	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	0	
Symbol	reserved <sup>[1]</sup>				BURST_LEN[1:0]		ENABLE_DMA	DMA_READ_WRITE_SEL	
Reset	0	0	0	0	0	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

[1] The reserved bits should always be written with the reset value.

**Table 41. HcDMAConfiguration - Host Controller Direct Memory Access Configuration register (address 0330h) bit description**

Bit	Symbol	Description
31 to 8	DMA_COUNTER[23:0]	<b>DMA Counter:</b> The number of bytes to be transferred (read or write). <b>Remark:</b> Different number of bursts will be generated for the same transfer length programmed in 16-bit and 32-bit modes because DMA_COUNTER is in number of bytes.
7 to 4	-	reserved
3 to 2	BURST_LEN[1:0]	<b>DMA Burst Length:</b> <b>00</b> — Single DMA burst <b>01</b> — 4-cycle DMA burst <b>10</b> — 8-cycle DMA burst <b>11</b> — 16-cycle DMA burst
1	ENABLE_DMA	<b>Enable DMA:</b> <b>0</b> — Terminate DMA <b>1</b> — Enable DMA
0	DMA_READ_WRITE_SEL	<b>DMA Read/Write Select:</b> Indicates if the DMA operation is a write or read to or from the SAF1761. <b>0</b> — DMA write to the SAF1761 internal RAM is set <b>1</b> — DMA read from the SAF1761 internal RAM

### 8.3.6 HcBufferStatus register

The HcBufferStatus register is used to indicate the HC that a particular PTD buffer (that is, ATL, INT and ISO) contains at least one PTD that must be scheduled. Once software sets the Buffer Filled bit of a particular transfer in the HcBufferStatus register, the HC will start traversing through PTD headers that are not marked for skipping and are valid PTDs.

**Remark:** Software can set these bits during the initialization.

[Table 42](#) shows the bit allocation of the HcBufferStatus register.

**Table 42. HcBufferStatus - Host Controller Buffer Status register (address 0334h) bit allocation**

<b>Bit</b>	<b>31</b>	<b>30</b>	<b>29</b>	<b>28</b>	<b>27</b>	<b>26</b>	<b>25</b>	<b>24</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>23</b>	<b>22</b>	<b>21</b>	<b>20</b>	<b>19</b>	<b>18</b>	<b>17</b>	<b>16</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	reserved <sup>[1]</sup>					ISO_BUF_ FILL	INT_BUF_ FILL	ATL_BUF_ FILL
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 43. HcBufferStatus - Host Controller Buffer Status register (address 0334h) bit description**

Bit	Symbol	Description
31 to 3	-	reserved
2	ISO_BUF_FILL	<p><b>ISO Buffer Filled:</b></p> <p><b>1</b> — Indicates one of the ISO PTDs is filled, and the ISO PTD area will be processed.</p> <p><b>0</b> — Indicates there is no PTD in this area. Therefore, processing of ISO PTDs will completely be skipped.</p>
1	INT_BUF_FILL	<p><b>INT Buffer Filled:</b></p> <p><b>1</b> — Indicates one of the INT PTDs is filled, and the INT PTD area will be processed.</p> <p><b>0</b> — Indicates there is no PTD in this area. Therefore, processing of INT PTDs will completely be skipped.</p>
0	ATL_BUF_FILL	<p><b>ATL Buffer Filled:</b></p> <p><b>1</b> — Indicates one of the ATL PTDs is filled, and the ATL PTD area will be processed.</p> <p><b>0</b> — Indicates there is no PTD in this area. Therefore, processing of ATL PTDs will completely be skipped.</p>

### 8.3.7 ATL Done Timeout register

The bit description of the ATL Done Timeout register is given in [Table 44](#).

**Table 44. ATL Done Timeout register (address 0338h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ATL_DONE_TIME_OUT[31:0]	R/W	0000 0000h	<b>ATL Done Timeout:</b> This register determines the ATL done time-out interrupt. This register defines the time-out in milliseconds after which the SAF1761 asserts the INT line, if enabled. It is applicable to ATL done PTDs only.

### 8.3.8 Memory register

The Memory register contains the base memory read address and the respective bank. This register needs to be set only before a first memory read cycle. Once written, the address will be latched for the bank and will be incremented for every read of that bank, until a new address for that bank is written to change the address pointer.

The bit description of the register is given in [Table 45](#).

**Table 45. Memory register (address 033Ch) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>						MEM_BANK_SEL[1:0]	
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	START_ADDR_MEM_READ[15:8]							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	START_ADDR_MEM_READ[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 46. Memory register (address 033Ch) bit description**

Bit	Symbol	Description
31 to 18	-	reserved
17 to 16	MEM_BANK_SEL[1:0]	<b>Memory Bank Select:</b> Up to four memory banks can be selected. For details on internal memory read description, see <a href="#">Section 7.3.1</a> . Applicable to PIO mode memory read or write data transfers only.
15 to 0	START_ADDR_MEM_READ[15:0]	<b>Start Address for Memory Read Cycles:</b> The start address for a series of memory read cycles at incremental addresses in a contiguous space. Applicable to PIO mode memory read data transfers only.



### 8.3.9 Edge Interrupt Count register

[Table 47](#) shows the bit allocation of the register.

**Table 47. Edge Interrupt Count register (address 0340h) bit allocation**

<b>Bit</b>	<b>31</b>	<b>30</b>	<b>29</b>	<b>28</b>	<b>27</b>	<b>26</b>	<b>25</b>	<b>24</b>
<b>Symbol</b>	MIN_WIDTH[7:0]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>23</b>	<b>22</b>	<b>21</b>	<b>20</b>	<b>19</b>	<b>18</b>	<b>17</b>	<b>16</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	NO_OF_CLK[15:8]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	NO_OF_CLK[7:0]							
<b>Reset</b>	0	0	0	0	1	1	1	1
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 48. Edge Interrupt Count register (address 0340h) bit description**

<b>Bit</b>	<b>Symbol</b>	<b>Description</b>
31 to 24	MIN_WIDTH[7:0]	<b>Minimum Width:</b> Indicates the minimum width between two edge interrupts in $\mu$ SOFs (1 $\mu$ SOF = 125 $\mu$ s). This is not valid for level interrupts. A count of zero means that interrupts occur as and when an event occurs.
23 to 16	-	reserved
15 to 0	NO_OF_CLK[15:0]	<b>Number of Clocks:</b> Count in number of clocks that the edge interrupt must be kept asserted on the interface. The default value is 000Fh. Thus, 15 cycles of 30 MHz clock will make the default IRQ pulse width approximately 500 ns.

8.3.10 DMA Start Address register

This register defines the start address select for the DMA read and write operations. See [Table 49](#) for the bit allocation.

Table 49. DMA Start Address register (address 0344h) bit allocation

<b>Bit</b>	<b>31</b>	<b>30</b>	<b>29</b>	<b>28</b>	<b>27</b>	<b>26</b>	<b>25</b>	<b>24</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	W	W	W	W	W	W	W	W
<b>Bit</b>	<b>23</b>	<b>22</b>	<b>21</b>	<b>20</b>	<b>19</b>	<b>18</b>	<b>17</b>	<b>16</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	W	W	W	W	W	W	W	W
<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	START_ADDR_DMA[15:8]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	W	W	W	W	W	W	W	W
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	START_ADDR_DMA[7:0]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	W	W	W	W	W	W	W	W

[1] The reserved bits should always be written with the reset value.

Table 50. DMA Start Address register (address 0344h) bit description

Bit	Symbol	Description
31 to 16	-	reserved
15 to 0	START_ADDR_DMA[15:0]	<b>Start Address for DMA:</b> The start address for DMA read or write cycles.

### 8.3.11 Power-Down Control register

This register is used to turn off power to the internal blocks of the SAF1761 to obtain maximum power savings. [Table 51](#) shows the bit allocation of the register.

**Table 51. Power-Down Control register (address 0354h) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	CLK_OFF_COUNTER[15:8]							
Reset	0	0	0	0	0	0	1	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	CLK_OFF_COUNTER[7:0]							
Reset	1	1	1	0	1	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>			PORT3_PD	PORT2_PD	VBATDET_PWR	reserved <sup>[1]</sup>	
Reset	0	0	0	1	1	0	1	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>		BIASEN	VREG_ON	OC3_PWR	OC2_PWR	OC1_PWR	HC_CLK_EN
Reset	1	0	1	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 52. Power-Down Control register (address 0354h) bit description**

Bit <sup>[1]</sup>	Symbol	Description
31 to 16	CLK_OFF_COUNTER[15:0]	<p><b>Clock Off Counter:</b> Determines the wake-up status duration after any wake-up event before the SAF1761 goes back into suspend mode. This time-out is applicable only if, during the given interval, the host controller is not programmed back to the normal functionality.</p> <p><b>03E8h</b> — The default value. It determines the default wake-up interval of 10 ms. A value of zero implies that the host controller never wakes up on any of the events. This may be useful when using the SAF1761 as a peripheral to save power by permanently programming the host controller in suspend.</p> <p><b>FFFFh</b> — The maximum value. It determines a maximum wake-up time of 500 ms.</p> <p>The setting of this register is based on the 100 kHz ± 40 % LazyClock frequency. It is a multiple of 10 μs period.</p> <p><b>Remark:</b> In 16-bit mode, the default value is 17E8h. A write operation to these bits with any value fixes the clock off counter at 1400h. This value is equivalent to a fixed wake-up time of 50 ms.</p>
15 to 13	-	reserved
12	PORT3_PD	<p><b>Port 3 Pull-Down:</b> Controls port 3 pull-down resistors.</p> <p><b>0</b> — Port 3 internal pull-down resistors are not connected.</p> <p><b>1</b> — Port 3 internal pull-down resistors are connected.</p>

Table 52. Power-Down Control register (address 0354h) bit description ...continued

Bit <sup>[1]</sup>	Symbol	Description
11	PORT2_PD	<b>Port 2 Pull-Down:</b> Controls port 2 pull-down resistors. <b>0</b> — Port 2 internal pull-down resistors are not connected. <b>1</b> — Port 2 internal pull-down resistors are connected.
10	VBATDET_PWR	<b>V<sub>BAT</sub> Detector Powered:</b> Controls the power to the V <sub>BAT</sub> detector. <b>0</b> — V <sub>BAT</sub> detector is powered or enabled in suspend. <b>1</b> — V <sub>BAT</sub> detector is not powered or disabled in suspend.
9 to 6	-	reserved; write reset value
5	BIASEN	<b>Bias Circuits Powered:</b> Controls the power to internal bias circuits. <b>0</b> — Internal bias circuits are not powered in suspend. <b>1</b> — Internal bias circuits are powered in suspend.
4	VREG_ON	<b>V<sub>REG</sub> Powered:</b> Enables or disables the internal 3.3 V and 1.8 V regulators when the SAF1761 is in suspend. <b>0</b> — Internal regulators are normally powered in suspend. <b>1</b> — Internal regulators switch to low power mode (in suspend mode).
3	OC3_PWR	<b>OC3_N Powered:</b> Controls the powering of the overcurrent detection circuitry for port 3. <b>0</b> — Overcurrent detection is powered-on or enabled during suspend. <b>1</b> — Overcurrent detection is powered-off or disabled during suspend. This may be useful when connecting a faulty device while the system is in standby.
2	OC2_PWR	<b>OC2_N Powered:</b> Controls the powering of the overcurrent detection circuitry for port 2. <b>0</b> — Overcurrent detection is powered-on or enabled during suspend. <b>1</b> — Overcurrent detection is powered-off or disabled during suspend. This may be useful when connecting a faulty device while the system is in standby.
1	OC1_PWR	<b>OC1_N Powered:</b> Controls the powering of the overcurrent detection circuitry for port 1. <b>0</b> — Overcurrent detection is powered-on or enabled during suspend. <b>1</b> — Overcurrent detection is powered-off or disabled during suspend. This may be useful when connecting a faulty device while the system is in standby.
0	HC_CLK_EN	<b>Host Controller Clock Enabled:</b> Controls internal clocks during suspend. <b>0</b> — Clocks are disabled during suspend. This is the default value. Only the LazyClock of 100 kHz ± 40 % will be left running in suspend if this bit is logic 0. If clocks are stopped during suspend, CLKREADY IRQ will be generated when all clocks are running stable. <b>1</b> — All clocks are enabled even in suspend.

[1] For a 32-bit operation, the default wake-up counter value is 10 μs. For a 16-bit operation, the wake-up counter value is 50 ms. In the 16-bit operation, read and write back the same value on initialization.

## 8.4 Interrupt registers

### 8.4.1 HcInterrupt register

The bits of this register indicate the interrupt source, defining the events that determined the INT generation. Clearing the bits that were set because of the events listed is done by writing back logic 1 to the respective position. All bits must be reset before enabling new interrupt events. These bits will be set, regardless of the setting of bit GLOBAL\_INTR\_EN in the HW Mode Control register. [Table 53](#) shows the bit allocation of the HcInterrupt register.

**Table 53. HcInterrupt - Host Controller Interrupt register (address 0310h) bit allocation**

<b>Bit</b>	<b>31</b>	<b>30</b>	<b>29</b>	<b>28</b>	<b>27</b>	<b>26</b>	<b>25</b>	<b>24</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>23</b>	<b>22</b>	<b>21</b>	<b>20</b>	<b>19</b>	<b>18</b>	<b>17</b>	<b>16</b>
<b>Symbol</b>	reserved <sup>[1]</sup>							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	reserved <sup>[1]</sup>					OTG_IRQ	ISO_IRQ	ATL_IRQ
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	INT_IRQ	CLK READY	HCSUSP	reserved <sup>[1]</sup>	DMAEOT INT	reserved <sup>[1]</sup>	SOFTLINT	reserved <sup>[1]</sup>
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

Table 54. HcInterrupt - Host Controller Interrupt register (address 0310h) bit description

Bit	Symbol	Description
31 to 11	-	reserved; write reset value
10	OTG_IRQ	<p><b>OTG_IRQ:</b> Indicates that an OTG event occurred. The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — No OTG event  <b>1</b> — OTG event occurred</p> <p>For details, see <a href="#">Section 7.4</a>.</p>
9	ISO_IRQ	<p><b>ISO_IRQ:</b> Indicates that an ISO PTD was completed, or the PTDs corresponding to the bits set in the ISO IRQ Mask AND or ISO IRQ Mask OR register bits combination were completed. The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — No ISO PTD event occurred  <b>1</b> — ISO PTD event occurred</p> <p>For details, see <a href="#">Section 7.4</a>.</p>
8	ATL_IRQ	<p><b>ATL_IRQ:</b> Indicates that an ATL PTD was completed, or the PTDs corresponding to the bits set in the ATL IRQ Mask AND or ATL IRQ Mask OR register bits combination were completed. The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — No ATL PTD event occurred  <b>1</b> — ATL PTD event occurred</p> <p>For details, see <a href="#">Section 7.4</a>.</p>
7	INT_IRQ	<p><b>INT_IRQ:</b> Indicates that an INT PTD was completed, or the PTDs corresponding to the bits set in the INT IRQ Mask AND or INT IRQ Mask OR register bits combination were completed. The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — No INT PTD event occurred  <b>1</b> — INT PTD event occurred</p> <p>For details, see <a href="#">Section 7.4</a>.</p>
6	CLKREADY	<p><b>Clock Ready:</b> Indicates that internal clock signals are running stable. The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — No CLKREADY event has occurred  <b>1</b> — CLKREADY event occurred</p>
5	HCSUSP	<p><b>Host Controller Suspend:</b> Indicates that the host controller has entered suspend mode. The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — The host controller did not enter suspend mode.  <b>1</b> — The host controller entered suspend mode.</p> <p>If the Interrupt Service Routine (ISR) accesses the SAF1761, it will wake up for the time specified in bits 31 to 16 of the Power-Down Control register.</p>
4	-	reserved; write reset value
3	DMAEOTINT	<p><b>DMA EOT Interrupt:</b> Indicates the DMA transfer completion. The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — No DMA transfer is completed  <b>1</b> — DMA transfer is completed</p>
2	-	reserved; write reset value; value is zero just after reset and changes to one after a short while
1	SOFITLINT	<p><b>SOT ITL Interrupt:</b> The IRQ line will be asserted if the respective enable bit in the HcInterruptEnable register is set.</p> <p><b>0</b> — No SOF event has occurred  <b>1</b> — An SOF event has occurred</p>
0	-	reserved; write reset value; value is zero just after reset and changes to one after a short while

### 8.4.2 HcInterruptEnable register

This register allows enabling or disabling of the IRQ generation because of various events as described in [Table 55](#).

**Table 55. HcInterruptEnable - Host Controller Interrupt Enable register (address 0314h) bit allocation**

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>					OTG_IRQ_E	ISO_IRQ_E	ATL_IRQ_E
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	INT_IRQ_E	CLKREADY_E	HCSUSP_E	reserved <sup>[1]</sup>	DMAEOT_INT_E	reserved <sup>[1]</sup>	SOFITLINT_E	reserved <sup>[1]</sup>
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 56. HcInterruptEnable - Host Controller Interrupt Enable register (address 0314h) bit description**

Bit	Symbol	Description
31 to 11	-	reserved; write reset value
10	OTG_IRQ_E	<b>OTG_IRQ Enable:</b> Controls the IRQ assertion because of events present in the OTG Interrupt Latch register. <b>0</b> — No IRQ will be asserted <b>1</b> — IRQ will be asserted For details, see <a href="#">Section 7.4</a> .
9	ISO_IRQ_E	<b>ISO IRQ Enable:</b> Controls the IRQ assertion when one or more ISO PTDs matching the ISO IRQ Mask AND or ISO IRQ Mask OR register bits combination are completed. <b>0</b> — No IRQ will be asserted when ISO PTDs are completed <b>1</b> — IRQ will be asserted For details, see <a href="#">Section 7.4</a> .
8	ATL_IRQ_E	<b>ATL IRQ Enable:</b> Controls the IRQ assertion when one or more ATL PTDs matching the ATL IRQ Mask AND or ATL IRQ Mask OR register bits combination are completed. <b>0</b> — No IRQ will be asserted when ATL PTDs are completed <b>1</b> — IRQ will be asserted For details, see <a href="#">Section 7.4</a> .

**Table 56. HcInterruptEnable - Host Controller Interrupt Enable register (address 0314h) bit description ...continued**

Bit	Symbol	Description
7	INT_IRQ_E	<b>INT IRQ Enable:</b> Controls the IRQ assertion when one or more INT PTDs matching the INT IRQ Mask AND or INT IRQ Mask OR register bits combination are completed. <b>0</b> — No IRQ will be asserted when INT PTDs are completed <b>1</b> — IRQ will be asserted For details, see <a href="#">Section 7.4</a> .
6	CLKREADY_E	<b>Clock Ready Enable:</b> Enables the IRQ assertion when internal clock signals are running stable. Useful after wake-up. <b>0</b> — No IRQ will be generated after a CLKREADY_E event <b>1</b> — IRQ will be generated after a CLKREADY_E event
5	HCSUSP_E	<b>Host Controller Suspend Enable:</b> Enables the IRQ generation when the host controller enters suspend mode. <b>0</b> — No IRQ will be generated when the host controller enters suspend mode <b>1</b> — IRQ will be generated when the host controller enters suspend mode
4	-	reserved; write reset value
3	DMAEOTINT_E	<b>DMA EOT Interrupt Enable:</b> Controls assertion of IRQ on the DMA transfer completion. <b>0</b> — No IRQ will be generated when a DMA transfer is completed <b>1</b> — IRQ will be asserted when a DMA transfer is completed
2	-	reserved; write reset value
1	SOFITLINT_E	<b>SOT ITL Interrupt Enable:</b> Controls the IRQ generation at every SOF occurrence. <b>0</b> — No IRQ will be generated on SOF occurrence <b>1</b> — IRQ will be asserted at every SOF
0	-	reserved; write reset value

### 8.4.3 ISO IRQ Mask OR register

Each bit of this register corresponds to one of the 32 ISO PTDs defined, and is a hardware IRQ mask for each PTD done map. See [Table 57](#) for bit description. For details, see [Section 7.4](#).

**Table 57. ISO IRQ Mask OR register (address 0318h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ISO_IRQ_MASK_OR[31:0]	R/W	0000 0000h	<b>ISO IRQ Mask OR:</b> Represents a direct map for ISO PTDs 31 to 0. <b>0</b> — No OR condition defined between ISO PTDs. <b>1</b> — The bits corresponding to certain PTDs are set to logic 1 to define a certain OR condition.

### 8.4.4 INT IRQ Mask OR register

Each bit of this register (see [Table 58](#)) corresponds to one of the 32 INT PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see [Section 7.4](#).

**Table 58. INT IRQ Mask OR register (address 031Ch) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	INT_IRQ_MASK_OR[31:0]	R/W	0000 0000h	<b>INT IRQ Mask OR:</b> Represents a direct map for INT PTDs 31 to 0. <b>0</b> — No OR condition defined between INT PTDs 31 to 0. <b>1</b> — The bits corresponding to certain PTDs are set to logic 1 to define a certain OR condition.



### 8.4.5 ATL IRQ Mask OR register

Each bit of this register corresponds to one of the 32 ATL PTDs defined, and is a hardware IRQ mask for each PTD done map. See [Table 59](#) for bit description. For details, see [Section 7.4](#).

**Table 59. ATL IRQ Mask OR register (address 0320h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ATL_IRQ_MASK_OR[31:0]	R/W	0000 0000h	<b>ATL IRQ Mask OR:</b> Represents a direct map for ATL PTDs 31 to 0. <b>0</b> — No OR condition defined between ATL PTDs. <b>1</b> — The bits corresponding to certain PTDs are set to logic 1 to define a certain OR condition.

### 8.4.6 ISO IRQ Mask AND register

Each bit of this register corresponds to one of the 32 ISO PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see [Section 7.4](#).

[Table 60](#) provides the bit description of the register.

**Table 60. ISO IRQ Mask AND register (address 0324h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ISO_IRQ_MASK_AND[31:0]	R/W	0000 0000h	<b>ISO IRQ Mask AND:</b> Represents a direct map for ISO PTDs 31 to 0. <b>0</b> — No AND condition defined between ISO PTDs. <b>1</b> — The bits corresponding to certain PTDs are set to logic 1 to define a certain AND condition between the 32 INT PTDs.

### 8.4.7 INT IRQ Mask AND register

Each bit of this register (see [Table 61](#)) corresponds to one of the 32 INT PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see [Section 7.4](#).

**Table 61. INT IRQ Mask AND register (address 0328h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	INT_IRQ_MASK_AND[31:0]	R/W	0000 0000h	<b>INT IRQ Mask AND:</b> Represents a direct map for INT PTDs 31 to 0. <b>0</b> — No OR condition defined between INT PTDs. <b>1</b> — The bits corresponding to certain PTDs are set to logic 1 to define a certain AND condition between the 32 INT PTDs.

### 8.4.8 ATL IRQ Mask AND register

Each bit of this register corresponds to one of the 32 ATL PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see [Section 7.4](#).

[Table 62](#) shows the bit description of the register.

**Table 62. ATL IRQ Mask AND register (address 032Ch) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	ATL_IRQ_MASK_AND[31:0]	R/W	0000 0000h	<b>ATL IRQ Mask AND:</b> Represents a direct map for ATL PTDs 31 to 0. <b>0</b> — No OR condition defined between ATL PTDs. <b>1</b> — The bits corresponding to certain PTDs are set to logic 1 to define a certain AND condition between the 32 ATL PTDs.

## 8.5 Proprietary Transfer Descriptor (PTD)

The standard EHCI data structures as described in [Ref. 2 “Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0”](#) are optimized for the bus master operation that is managed by the hardware state machine.

The PTD structures of the SAF1761 are translations of the EHCI data structures that are optimized for the SAF1761. It, however, still follows the basic EHCI architecture. This optimized form of EHCI data structures is necessary because the SAF1761 is a slave host controller and has no bus master capability.

EHCI manages schedules in two lists: periodic and asynchronous. The data structures are designed to provide the maximum flexibility required by USB, minimize memory traffic, and reduce hardware and software complexity. The SAF1761 controller executes transactions for devices by using a simple shared-memory schedule. This schedule consists of data structures organized into three lists:

**qISO** — Isochronous transfer

**qINTL** — Interrupt transfer

**qATL** — Asynchronous transfer; for the control and bulk transfers

The system software maintains two lists for the host controller: periodic and asynchronous.

The SAF1761 has a maximum of 32 ISO, 32 INTL and 32 ATL PTDs. These PTDs are used as channels to transfer data from the shared memory to the USB bus. These channels are allocated and de-allocated on receiving the transfer from the core USB driver.

Multiple transfers are scheduled to the shared memory for various endpoints by traversing the next link pointer provided by endpoint data structures, until it reaches the end of the endpoint list. There are three endpoint lists: one for ISO endpoints, and the other for INTL and ATL endpoints. If the schedule is enabled, the host controller executes the ISO schedule, followed by the INTL schedule, and then the ATL schedule.

These lists are traversed and scheduled by the software according to the EHCI traversal rule. The host controller executes the scheduled ISO, INTL and ATL PTDs. The completion of a transfer is indicated to the software by the interrupt that can be grouped under various PTDs by using the AND or OR registers that are available for each schedule type: ISO, INTL and ATL. These registers are simple logic registers to decide the completion status of group and individual PTDs. When the logical conditions of the Done bit is true in the shared memory, it means that PTD has completed.

There are four types of interrupts in the SAF1761: ISO, INTL, ATL and SOF. The latency can be programmed in multiples of  $\mu\text{SOF}$  (125  $\mu\text{s}$ ).

The NextPTD pointer is a feature that allows the SAF1761 to jump unused and skip PTDs. This will improve the PTD transversal latency time. The NextPTD pointer is not meant for same or single endpoint. The NextPTD works only in forward direction.

The NextPTD traversal rules defined by the SAF1761 hardware are:

1. Start the PTD memory vertical traversal, considering the skip and LastPTD information, as follows.

2. If the current PTD is active and not done, perform the transaction.
3. Follow the NextPTD pointer as specified in bits 4 to 0 of DW4.
4. If combined with LastPTD, the LastPTD setting must be at a higher address than the NextPTD specified. Both have to be set in a logical manner.
5. If combined with skip, the skip must not be set (logically) on the same position corresponding to NextPTD, pointed by the NextPTD pointer.
6. If PTD is set for skip, it will be neglected and the next vertical PTD will be considered.
7. If the skipped PTD already has a setting including a NextPTD pointer that will not be taken into consideration, the behavior will be just as described in the preceding step.




Fig 12. NextPTD traversal rule

### 8.5.1 High-speed bulk IN and OUT

Table 63 shows the bit allocation of the high-speed bulk IN and OUT, asynchronous Transfer Descriptor (TD).

Table 63. High-speed bulk IN and OUT: bit allocation

Bit	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
DW7	reserved																															
DW5	reserved																															
DW3	A	H	B	X	[1]	P	DT	Cerr [1:0]	NakCnt[3:0]			reserved						NrBytesTransferred[14:0] (32 kB – 1 B for high-speed)														
DW1	reserved														S	EPTtype [1:0]	Token [1:0]	DeviceAddress[6:0]						EndPt[3:1]								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DW6	reserved																															
DW4	reserved																								J	NextPTDPointer[4:0]						
DW2	reserved			RL[3:0]			[1]	DataStartAddress[15:0]															reserved									
DW0	[2]	Mult [1:0]		MaxPacketLength[10:0]										NrBytesToTransfer[14:0]														[1]	V			

[1] Reserved.  
 [2] EndPt[0].

Table 64. High-speed bulk IN and OUT: bit description

Bit	Symbol	Access	Value	Description
<b>DW7</b>				
63 to 32	reserved	-	-	-
<b>DW6</b>				
31 to 0	reserved	-	-	-
<b>DW5</b>				
63 to 32	reserved	-	-	-
<b>DW4</b>				
31 to 6	reserved	-	0	not applicable for asynchronous TD
5	J	<b>SW</b> — writes	-	<b>Jump:</b> <b>0</b> — To increment the PTD pointer. <b>1</b> — To enable the next PTD branching.
4 to 0	NextPTDPointer [4:0]	<b>SW</b> — writes	-	<b>Next PTD Counter:</b> Next PTD branching assigned by the PTD pointer.
<b>DW3</b>				
63	A	<b>SW</b> — sets <b>HW</b> — resets	-	<b>Active:</b> Write the same value as that in V.
62	H	<b>HW</b> — writes	-	<b>Halt:</b> This bit corresponds to the Halt bit of the Status field of TD.
61	B	<b>HW</b> — writes	-	<b>Babble:</b> This bit corresponds to the Babble Detected bit in the Status field of iTD, siTD or TD. <b>1</b> — When babbling is detected, A and V are set to 0.
60	X	<b>HW</b> — writes	-	<b>Error:</b> This bit corresponds to the Transaction Error bit in the Status field of iTD, siTD or TD (Exec_Trans, the signal name is xacterr). <b>0</b> — No PID error. <b>1</b> — If there are PID errors, this bit is set active. The A and V bits are also set to inactive. This transaction is retried three times.
		<b>SW</b> — writes	-	<b>0</b> — Before scheduling.
59	reserved	-	-	-
58	P	<b>SW</b> — writes <b>HW</b> — updates	-	<b>Ping:</b> For high-speed transactions, this bit corresponds to the Ping state bit in the Status field of a TD. <b>0</b> — Ping is not set. <b>1</b> — Ping is set. For the first time, software sets the Ping bit to 0. For the successive asynchronous TD, software sets the bit in asynchronous TD based on the state of the bit for the previous asynchronous TD of the same transfer, that is: <ul style="list-style-type: none"> <li>• The current asynchronous TD is completed with the Ping bit set.</li> <li>• The next asynchronous TD will have its Ping bit set by the software.</li> </ul>
57	DT	<b>HW</b> — updates <b>SW</b> — writes	-	<b>Data Toggle:</b> This bit is filled by software to start a PTD. If NrBytesToTransfer[14:0] is not complete, software needs to read this value and then write back the same value to continue.

Table 64. High-speed bulk IN and OUT: bit description ...continued

Bit	Symbol	Access	Value	Description
56 to 55	Cerr[1:0]	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Error Counter:</b> This field corresponds to the Cerr[1:0] field in TD. The default value of this field is zero for isochronous transactions. <b>00</b> — The transaction will not retry. <b>11</b> — The transaction will retry three times. Hardware will decrement these values.
54 to 51	NakCnt[3:0]	<b>HW</b> — writes <b>SW</b> — writes	-	<b>NAK Counter:</b> This field corresponds to the NakCnt field in TD. Software writes for the initial PTD launch. The V bit is reset if NakCnt decrements to zero and RL is a nonzero value. It reloads from RL if transaction is ACK-ed.
50 to 47	reserved	-	-	-
46 to 32	NrBytes Transferred [14:0]	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Number of Bytes Transferred:</b> This field indicates the number of bytes sent or received for this transaction. If Mult[1:0] is greater than one, it is possible to store intermediate results in this field.
<b>DW2</b>				
31 to 29	reserved	-	-	Set to logic 0 for asynchronous TD.
28 to 25	RL[3:0]	<b>SW</b> — writes	-	<b>Reload:</b> If RL is set to 0h, hardware ignores the NakCnt value. RL and NakCnt are set to the same value before a transaction.
24	reserved	-	-	Always logic 0 for asynchronous TD.
23 to 8	DataStart Address[15:0]	<b>SW</b> — writes	-	<b>Data Start Address:</b> This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the direct CPU address. RAM address = (CPU address – 400h) / 8
7 to 0	reserved	-	-	-
<b>DW1</b>				
63 to 47	reserved	-	-	Always logic 0 for asynchronous TD.
46	S	<b>SW</b> — writes	-	This bit indicates whether a split transaction has to be executed: <b>0</b> — High-speed transaction <b>1</b> — Split transaction
45 to 44	EPTYPE[1:0]	<b>SW</b> — writes	-	<b>Transaction type:</b> <b>00</b> — Control <b>10</b> — Bulk
43 to 42	Token[1:0]	<b>SW</b> — writes	-	<b>Token:</b> Identifies the token Packet Identifier (PID) for this transaction: <b>00</b> — OUT <b>01</b> — IN <b>10</b> — SETUP <b>11</b> — PING (written by hardware only).
41 to 35	DeviceAddress [6:0]	<b>SW</b> — writes	-	<b>Device Address:</b> This is the USB address of the function containing the endpoint that is referred to by this buffer.
34 to 32	EndPt[3:1]	<b>SW</b> — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.

Table 64. High-speed bulk IN and OUT: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW0</b>				
31	EndPt[0]	SW — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.
30 to 29	Mult[1:0]	SW — writes	-	<b>Multiplier:</b> This field is a multiplier used by the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. Set this field to 01b. You can also set it to 11b and 10b depending on your application. 00b is undefined.
28 to 18	MaxPacket Length[10:0]	SW — writes	-	<b>Maximum Packet Length:</b> This field indicates the maximum number of bytes that can be sent to or received from an endpoint in a single data packet. The maximum packet size for a bulk transfer is 512 bytes. The maximum packet size for the isochronous transfer is also variable at any whole number.
17 to 3	NrBytesTo Transfer[14:0]	SW — writes	-	<b>Number of Bytes to Transfer:</b> This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field (32 kB – 1 B).
2 to 1	reserved	-	-	-
0	V	SW — sets HW — resets	-	<b>Valid:</b> <b>0</b> — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. <b>1</b> — Software updates to one when there is payload to be sent or received. The current PTD is active.

### 8.5.2 High-speed isochronous IN and OUT

[Table 65](#) shows the bit allocation of the high-speed isochronous IN and OUT, isochronous Transfer Descriptor (iTD).

Table 65. High-speed isochronous IN and OUT: bit allocation

Bit	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
DW7	ISOIN_7[11:0]											ISOIN_6[11:0]											ISOIN_5[11:4]									
DW5	ISOIN_2[7:0]							ISOIN_1[11:0]							ISOIN_0[11:0]																	
DW3	A	H	B	reserved											NrBytesTransferred[14:0] (32 kB – 1 B for high-speed)																	
DW1	reserved													S	EP Type [1:0]	Token [1:0]	DeviceAddress[6:0]						EndPt[3:1]									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DW6	ISOIN_5[3:0]			ISOIN_4[11:0]														ISOIN_3[11:0]						ISOIN_2[11:8]								
DW4	Status7[2:0]		Status6[2:0]		Status5[2:0]		Status4[2:0]		Status3[2:0]		Status2[2:0]		Status1[2:0]		Status0[2:0]		μSA[7:0]															
DW2	reserved											DataStartAddress[15:0]														μFrame[7:0]						
DW0	[2]	Mult [1:0]		MaxPacketLength[10:0]											NrBytesToTransfer[14:0]														[1]	V		

[1] Reserved.  
 [2] EndPt[0].



Table 66. High-speed isochronous IN and OUT: bit description

Bit	Symbol	Access	Value	Description
<b>DW7</b>				
63 to 52	ISOIN_7[11:0]	HW — writes	-	Bytes received during $\mu$ SOF7, if $\mu$ SA[7] is set to 1 and frame number is correct.
51 to 40	ISOIN_6[11:0]	HW — writes	-	Bytes received during $\mu$ SOF6, if $\mu$ SA[6] is set to 1 and frame number is correct.
39 to 32	ISOIN_5[11:4]	HW — writes	-	Bytes received during $\mu$ SOF5 (bits 11 to 4), if $\mu$ SA[5] is set to 1 and frame number is correct.
<b>DW6</b>				
31 to 28	ISOIN_5[3:0]	HW — writes	-	Bytes received during $\mu$ SOF5 (bits 3 to 0), if $\mu$ SA[5] is set to 1 and frame number is correct.
27 to 16	ISOIN_4[11:0]	HW — writes	-	Bytes received during $\mu$ SOF4, if $\mu$ SA[4] is set to 1 and frame number is correct.
15 to 4	ISOIN_3[11:0]	HW — writes	-	Bytes received during $\mu$ SOF3, if $\mu$ SA[3] is set to 1 and frame number is correct.
3 to 0	ISOIN_2[11:8]	HW — writes	-	Bytes received during $\mu$ SOF2 (bits 11 to 8), if $\mu$ SA[2] is set to 1 and frame number is correct.
<b>DW5</b>				
63 to 56	ISOIN_2[7:0]	HW — writes	-	Bytes received during $\mu$ SOF2 (bits 7 to 0), if $\mu$ SA[2] is set to 1 and frame number is correct.
55 to 44	ISOIN_1[11:0]	HW — writes	-	Bytes received during $\mu$ SOF1, if $\mu$ SA[1] is set to 1 and frame number is correct.
43 to 32	ISOIN_0[11:0]	HW — writes	-	Bytes received during $\mu$ SOF0, if $\mu$ SA[0] is set to 1 and frame number is correct.
<b>DW4</b>				
31 to 29	Status7[2:0]	HW — writes	-	ISO IN or OUT status at $\mu$ SOF7
28 to 26	Status6[2:0]	HW — writes	-	ISO IN or OUT status at $\mu$ SOF6
25 to 23	Status5[2:0]	HW — writes	-	ISO IN or OUT status at $\mu$ SOF5
22 to 20	Status4[2:0]	HW — writes	-	ISO IN or OUT status at $\mu$ SOF4
19 to 17	Status3[2:0]	HW — writes	-	ISO IN or OUT status at $\mu$ SOF3
16 to 14	Status2[2:0]	HW — writes	-	ISO IN or OUT status at $\mu$ SOF2
13 to 11	Status1[2:0]	HW — writes	-	ISO IN or OUT status at $\mu$ SOF1
10 to 8	Status0[2:0]	HW — writes	-	Status of the payload on the USB bus for this $\mu$ SOF after ISO has been delivered. <b>Bit 0</b> — Transaction error (IN and OUT) <b>Bit 1</b> — Babble (IN token only) <b>Bit 2</b> — Underrun (OUT token only)
7 to 0	$\mu$ SA[7:0]	SW — writes (0 $\rightarrow$ 1) HW — writes (1 $\rightarrow$ 0) After processing	-	<b><math>\mu</math>SOF Active:</b> When the frame number of bits DW1[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for $\mu$ SOF. For example: If $\mu$ SA[7:0] = 1111 1111b: send ISO every $\mu$ SOF of the entire millisecond. If $\mu$ SA[7:0] = 0101 0101b: send ISO only on $\mu$ SOF0, $\mu$ SOF2, $\mu$ SOF4 and $\mu$ SOF6.

Table 66. High-speed isochronous IN and OUT: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW3</b>				
63	A	SW — sets	-	<b>Active:</b> This bit is the same as the Valid bit.
62	H	HW — writes	-	<b>Halt:</b> Only one bit for the entire millisecond. When this bit is set, the Valid bit is reset. The device decides to stall an endpoint.
61	B	HW — writes	-	<b>Babble:</b> Not applicable here.
60 to 47	reserved	-	0	Set to 0 for isochronous.
46 to 32	NrBytes Transferred [14:0]	HW — writes	-	<b>Number of Bytes Transferred:</b> This field indicates the number of bytes sent or received for this transaction. If Mult[1:0] is greater than one, it is possible to store intermediate results in this field. NrBytesTransferred[14:0] is 32 kB – 1 B per PTD.
<b>DW2</b>				
31 to 24	reserved	-	0	Set to 0 for isochronous.
23 to 8	DataStart Address[15:0]	SW — writes	-	<b>Data Start Address:</b> This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the direct CPU address. RAM address = (CPU address – 400h) / 8
7 to 0	μFrame[7:0]	SW — writes	-	<b>Bits 2 to 0 —</b> Don't care <b>Bits 7 to 3 —</b> Frame number that this PTD will be sent for ISO OUT or IN
<b>DW1</b>				
63 to 47	reserved	-	-	-
46	S	SW — writes	-	This bit indicates whether a split transaction has to be executed. <b>0 —</b> High-speed transaction <b>1 —</b> Split transaction
45 to 44	EPTYPE[1:0]	SW — writes	-	<b>Endpoint type:</b> <b>01 —</b> Isochronous
43 to 42	Token[1:0]	SW — writes	-	<b>Token:</b> This field indicates the token PID for this transaction: <b>00 —</b> OUT <b>01 —</b> IN
41 to 35	Device Address[6:0]	SW — writes	-	<b>Device Address:</b> This is the USB address of the function containing the endpoint that is referred to by this buffer.
34 to 32	EndPt[3:1]	SW — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.

Table 66. High-speed isochronous IN and OUT: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW0</b>				
31	EndPt[0]	SW — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.
30 to 29	Mult[1:0]	SW — writes	-	This field is a multiplier counter used by the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution.  For details, refer to Appendix D of <a href="#">Ref. 2 “Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0”</a> .
28 to 18	MaxPacket Length[10:0]	SW — writes	-	<b>Maximum Packet Length:</b> This field indicates the maximum number of bytes that can be sent to or received from the endpoint in a single data packet. The maximum packet size for an isochronous transfer is 1024 bytes. The maximum packet size for the isochronous transfer is also variable at any whole number.
17 to 3	NrBytesTo Transfer[14:0]	SW — writes	-	<b>Number of Bytes Transferred:</b> This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field (32 kB – 1 B).
2 to 1	reserved	-	-	-
0	V	HW — resets SW — sets	-	<b>0</b> — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. <b>1</b> — Software updates to one when there is payload to be sent or received. The current PTD is active.

### 8.5.3 High-speed interrupt IN and OUT

[Table 67](#) shows the bit allocation of the high-speed interrupt IN and OUT, periodic Transfer Descriptor (pTD).

Table 67. High-speed interrupt IN and OUT: bit allocation

Bit	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
DW7	INT_IN_7[11:0]											INT_IN_6[11:0]											INT_IN_5[11:4]									
DW5	INT_IN_2[7:0]							INT_IN_1[11:0]											INT_IN_0[11:0]													
DW3	A	H	reserved				DT	Cerr [1:0]	reserved							NrBytesTransferred[14:0] (32 kB – 1 B for high-speed)																
DW1	reserved													S	EP Type [1:0]	Token [1:0]	DeviceAddress[6:0]						EndPt[3:1]									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DW6	INT_IN_5[3:0]			INT_IN_4[11:0]													INT_IN_3[11:0]											INT_IN_2[11:8]				
DW4	Status7[2:0]		Status6[2:0]		Status5[2:0]		Status4[2:0]		Status3[2:0]		Status2[2:0]		Status1[2:0]		Status0[2:0]		μSA[7:0]															
DW2	reserved							DataStartAddress[15:0]											μFrame[7:0]													
DW0	[2]	Mult [1:0]		MaxPacketLength[10:0]											NrBytesToTransfer[14:0]														[1]	V		

[1] Reserved.

[2] EndPt[0].

Table 68. High-speed interrupt IN and OUT: bit description

Bit	Symbol	Access	Value	Description
<b>DW7</b>				
63 to 52	INT_IN_7[11:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF7, if $\mu$ SA[7] is set to 1 and frame number is correct.
51 to 40	INT_IN_6[11:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF6, if $\mu$ SA[6] is set to 1 and frame number is correct.
39 to 32	INT_IN_5[11:4]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF5 (bits 11 to 4), if $\mu$ SA[5] is set to 1 and frame number is correct.
<b>DW6</b>				
31 to 28	INT_IN_5[3:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF5 (bits 3 to 0), if $\mu$ SA[5] is set to 1 and frame number is correct.
27 to 16	INT_IN_4[11:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF4, if $\mu$ SA[4] is set to 1 and frame number is correct.
15 to 4	INT_IN_3[11:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF3, if $\mu$ SA[3] is set to 1 and frame number is correct.
3 to 0	INT_IN_2[11:8]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF2 (bits 11 to 8), if $\mu$ SA[2] is set to 1 and frame number is correct.
<b>DW5</b>				
63 to 56	INT_IN_2[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF2 (bits 7 to 0), if $\mu$ SA[2] is set to 1 and frame number is correct.
55 to 44	INT_IN_1[11:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF1, if $\mu$ SA[1] is set to 1 and frame number is correct.
43 to 32	INT_IN_0[11:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF0, if $\mu$ SA[0] is set to 1 and frame number is correct.
<b>DW4</b>				
31 to 29	Status7[2:0]	<b>HW</b> — writes	-	INT IN or OUT status of $\mu$ SOF7
28 to 26	Status6[2:0]	<b>HW</b> — writes	-	INT IN or OUT status of $\mu$ SOF6
25 to 23	Status5[2:0]	<b>HW</b> — writes	-	INT IN or OUT status of $\mu$ SOF5
22 to 20	Status4[2:0]	<b>HW</b> — writes	-	INT IN or OUT status of $\mu$ SOF4
19 to 17	Status3[2:0]	<b>HW</b> — writes	-	INT IN or OUT status of $\mu$ SOF3
16 to 14	Status2[2:0]	<b>HW</b> — writes	-	INT IN or OUT status of $\mu$ SOF2
13 to 11	Status1[2:0]	<b>HW</b> — writes	-	INT IN or OUT status of $\mu$ SOF1
10 to 8	Status0[2:0]	<b>HW</b> — writes	-	Status of the payload on the USB bus for this $\mu$ SOF after INT has been delivered. <b>Bit 0</b> — Transaction error (IN and OUT) <b>Bit 1</b> — Babble (IN token only) <b>Bit 2</b> — Underrun (OUT token only)
7 to 0	$\mu$ SA[7:0]	<b>SW</b> — writes (0 $\rightarrow$ 1) <b>HW</b> — writes (1 $\rightarrow$ 0) After processing	-	When the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for $\mu$ SOF. For example: When $\mu$ SA[7:0] = 1111 1111b: send INT for every $\mu$ SOF of the entire millisecond. When $\mu$ SA[7:0] = 0101 0101b: send INT for $\mu$ SOF0, $\mu$ SOF2, $\mu$ SOF4 and $\mu$ SOF6. When $\mu$ SA[7:0] = 1000 1000b: send INT for every fourth $\mu$ SOF.

Table 68. High-speed interrupt IN and OUT: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW3</b>				
63	A	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Active:</b> Write the same value as that in V.
62	H	<b>HW</b> — writes	-	<b>Halt:</b> Transaction is halted.
61 to 58	reserved	-	-	-
57	DT	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Data Toggle:</b> Set the Data Toggle bit to start the PTD. Software writes the current transaction toggle value. Hardware writes the next transaction toggle value.
56 to 55	Cerr[1:0]	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Error Counter:</b> This field corresponds to the Cerr[1:0] field in the TD. The default value of this field is zero for isochronous transactions.
54 to 47	reserved	-	-	-
46 to 32	NrBytes Transferred [14:0]	<b>HW</b> — writes	-	<b>Number of Bytes Transferred:</b> This field indicates the number of bytes sent or received for this transaction. If Mult[1:0] is greater than one, it is possible to store intermediate results in this field.
<b>DW2</b>				
31 to 24	reserved	-	-	-
23 to 8	DataStart Address[15:0]	<b>SW</b> — writes	-	<b>Data Start Address:</b> This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the direct CPU address. RAM address = (CPU address – 400h) / 8
7 to 0	μFrame[7:0]	<b>SW</b> — writes	-	Bits 7 to 3 represent the polling rate in milliseconds. The INT polling rate is defined as $2^{(b-1)} \mu\text{SOF}$ , where b is 1 to 9. When b is 1, 2, 3 or 4, use μSA to define polling because the rate is equal to or less than 1 ms. Bits 7 to 3 are set to 0. Polling checks μSA bits for μSOF rates. See <a href="#">Table 69</a> .
<b>DW1</b>				
63 to 47	reserved	-	-	-
46	S	<b>SW</b> — writes	-	This bit indicates if a split transaction has to be executed: <b>0</b> — High-speed transaction <b>1</b> — Split transaction
45 to 44	EPTyp[1:0]	<b>SW</b> — writes	-	<b>Endpoint type:</b> <b>11</b> — Interrupt
43 to 42	Token[1:0]	<b>SW</b> — writes	-	<b>Token:</b> This field indicates the token PID for this transaction: <b>00</b> — OUT <b>01</b> — IN
41 to 35	DeviceAddress [6:0]	<b>SW</b> — writes	-	<b>Device Address:</b> This is the USB address of the function containing the endpoint that is referred to by the buffer.
34 to 32	EndPt[3:1]	<b>SW</b> — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.

Table 68. High-speed interrupt IN and OUT: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW0</b>				
31	EndPt[0]	SW — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.
30 to 29	Mult[1:0]	SW — writes	-	<b>Multiplier:</b> This field is a multiplier counter used by the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. Set this field to 01b. You can also set it to 11b and 10b, depending on your application. 00b is undefined.
28 to 18	MaxPacket Length[10:0]	SW — writes	-	<b>Maximum Packet Length:</b> This field indicates the maximum number of bytes that can be sent to or received from the endpoint in a single data packet.
17 to 3	NrBytesTo Transfer[14:0]	SW — writes	-	<b>Number of Bytes to Transfer:</b> This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field (32 kB – 1 B).
2 to 1	reserved	-	-	-
0	V	SW — sets HW — resets	-	<b>Valid:</b> <b>0</b> — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. <b>1</b> — Software updates to one when there is payload to be sent or received. The current PTD is active.

Table 69. Microframe description

b	Rate	μFrame[7:3]	μSA[7:0]
1	1 μSOF	0 0000b	1111 1111b
2	2 μSOF	0 0000b	1010 1010b or 0101 0101b
3	4 μSOF	0 0000b	any 2 bits set
4	1 ms	0 0000b	any 1 bit set
5	2 ms	0 0001b	any 1 bit set
6	4 ms	0 0010b to 0 0011b	any 1 bit set
7	8 ms	0 0100b to 0 0111b	any 1 bit set
8	16 ms	0 1000b to 0 1111b	any 1 bit set
9	32 ms	1 0000b to 1 1111b	any 1 bit set

### 8.5.4 Start and complete split for bulk

[Table 70](#) shows the bit allocation of Start Split (SS) and Complete Split (CS) for bulk, asynchronous Start Split and Complete Split (SS/CS) Transfer Descriptor (TD).

Table 70. Start and complete split for bulk: bit allocation

Bit	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
DW7	reserved																															
DW5	reserved																															
DW3	A	H	B	X	SC	[1]	DT	Cerr [1:0]	NakCnt[3:0]			reserved						NrBytesTransferred[14:0]														
DW1	HubAddress[6:0]						PortNumber[6:0]						SE[1:0]	[1]	S	EP Type [1:0]	Token [1:0]	DeviceAddress[6:0]						EndPt[3:1]								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DW6	reserved																															
DW4	reserved																								J	NextPTDAddress[4:0]						
DW2	reserved			RL[3:0]			[1]	DataStartAddress[15:0]											reserved													
DW0	[2]	[1]	MaxPacketLength[10:0]										NrBytesToTransfer[14:0]														[1]	V				

[1] Reserved.

[2] EndPt[0].



Table 71. Start and complete split for bulk: bit description

Bit	Symbol	Access	Value	Description
<b>DW7</b>				
63 to 32	reserved	-	-	-
<b>DW6</b>				
31 to 0	reserved	-	-	-
<b>DW5</b>				
63 to 32	reserved	-	-	-
<b>DW4</b>				
31 to 6	reserved	-	-	-
5	J	<b>SW</b> — writes	-	<b>0</b> — To increment the PTD pointer. <b>1</b> — To enable the next PTD branching.
4 to 0	NextPTDPointer[4:0]	<b>SW</b> — writes	-	Next PTD branching assigned by the PTD pointer.
<b>DW3</b>				
63	A	<b>SW</b> — sets <b>HW</b> — resets	-	<b>Active:</b> Write the same value as that in V.
62	H	<b>HW</b> — writes	-	<b>Halt:</b> This bit corresponds to the Halt bit of the Status field of TD.
61	B	<b>HW</b> — writes	-	<b>Babble:</b> This bit corresponds to the Babble Detected bit in the Status field of iTD, siTD or TD. <b>1</b> — When babbling is detected, A and V are set to 0.
60	X	<b>HW</b> — writes	-	<b>Transaction Error:</b> This bit corresponds to the Transaction Error bit in the status field.
		<b>SW</b> — writes	-	<b>0</b> — Before scheduling
59	SC	<b>SW</b> — writes 0 <b>HW</b> — updates	-	<b>Start/Complete:</b> <b>0</b> — Start split <b>1</b> — Complete split
58	reserved	-	-	-
57	DT	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Data Toggle:</b> Set the Data Toggle bit to start for the PTD.
56 to 55	Cerr[1:0]	<b>HW</b> — updates <b>SW</b> — writes	-	<b>Error Counter:</b> This field contains the error count for asynchronous start and complete split (SS/CS) TD. When an error has no response or bad response, Cerr[1:0] will be decremented to zero and then Valid will be set to zero. A NAK or NYET will reset Cerr[1:0]. For details, refer to Section 4.12.1.2 of <a href="#">Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0"</a> . If retry has insufficient time at the beginning of a new SOF, the first PTD must be this retry. This can be accomplished if aperiodic PTD is not advanced.
54 to 51	NakCnt[3:0]	<b>HW</b> — writes <b>SW</b> — writes	-	<b>NAK Counter:</b> The V bit is reset if NakCnt decrements to zero and RL is a nonzero value. Not applicable to isochronous split transactions.
50 to 47	reserved	-	-	-
46 to 32	NrBytes Transferred[14:0]	<b>HW</b> — writes	-	<b>Number of Bytes Transferred:</b> This field indicates the number of bytes sent or received for this transaction.
<b>DW2</b>				

Table 71. Start and complete split for bulk: bit description ...continued

Bit	Symbol	Access	Value	Description
31 to 29	reserved	-	-	-
28 to 25	RL[3:0]	<b>SW</b> — writes	-	<b>Reload:</b> If RL is set to 0h, hardware ignores the NakCnt value. Set RL and NakCnt to the same value before a transaction. For full-speed and low-speed transactions, set this field to 0000b. Not applicable to isochronous start split and complete split.
24	reserved	-	-	-
23 to 8	DataStartAddress [15:0]	<b>SW</b> — writes	-	<b>Data Start Address:</b> This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the direct CPU address. RAM address = (CPU address – 400h) / 8
7 to 0	reserved	-	-	-
<b>DW1</b>				
63 to 57	HubAddress[6:0]	<b>SW</b> — writes	-	<b>Hub Address:</b> This indicates the hub address.
56 to 50	PortNumber[6:0]	<b>SW</b> — writes	-	<b>Port Number:</b> This indicates the port number of the hub or embedded TT.
49 to 48	SE[1:0]	<b>SW</b> — writes	-	This depends on the endpoint type and direction. It is valid only for split transactions. <a href="#">Table 72</a> applies to start split and complete split only.
47	reserved	-	-	-
46	S	<b>SW</b> — writes	-	This bit indicates whether a split transaction has to be executed: <b>0</b> — High-speed transaction <b>1</b> — Split transaction
45 to 44	EPTType[1:0]	<b>SW</b> — writes	-	<b>Endpoint Type:</b> <b>00</b> — Control <b>10</b> — Bulk
43 to 42	Token[1:0]	<b>SW</b> — writes	-	<b>Token:</b> This field indicates the PID for this transaction. <b>00</b> — OUT <b>01</b> — IN <b>10</b> — SETUP
41 to 35	DeviceAddress[6:0]	<b>SW</b> — writes	-	<b>Device Address:</b> This is the USB address of the function containing the endpoint that is referred to by this buffer.
34 to 32	EndPt[3:1]	<b>SW</b> — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.

Table 71. Start and complete split for bulk: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW0</b>				
31	EndPt[0]	SW — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.
30 to 29	reserved	-	-	-
28 to 18	MaximumPacketLength[10:0]	SW — writes	-	<b>Maximum Packet Length:</b> This field indicates the maximum number of bytes that can be sent to or received from an endpoint in a single data packet. The maximum packet size for full-speed is 64 bytes as defined in <a href="#">Ref. 1 “Universal Serial Bus Specification Rev. 2.0”</a> .
17 to 3	NrBytesToTransfer[14:0]	SW — writes	-	<b>Number of Bytes to Transfer:</b> This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field.
2 to 1	reserved	-	-	-
0	V	SW — sets HW — resets	-	<b>Valid:</b> <b>0</b> — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. <b>1</b> — Software updates to one when there is payload to be sent or received. The current PTD is active.

Table 72. SE description

Bulk	Control	S	E	Remarks
I/O	I/O	1	0	low-speed
I/O	I/O	0	0	full-speed

### 8.5.5 Start and complete split for isochronous

[Table 73](#) shows the bit allocation for start and complete split for isochronous, split isochronous Transfer Descriptor (siTD).

Table 73. Start and complete split for isochronous: bit allocation

Bit	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32		
DW7	reserved																																	
DW5	ISO_IN_2[7:0]							ISO_IN_1[7:0]							ISO_IN_0[7:0]							μSCS[7:0]												
DW3	A	H	B	X	SC	[1]	DT	reserved																				NrBytesTransferred[11:0]						
DW1	HubAddress[6:0]						PortNumber[6:0]						reserved			S	EP Type [1:0]	Token [1:0]	DeviceAddress[6:0]						EndPt[3:1]									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DW6	ISO_IN_6[7:0]							ISO_IN_5[7:0]							ISO_IN_4[7:0]							ISO_IN_3[7:0]												
DW4	Status7[2:0]		Status6[2:0]		Status5[2:0]		Status4[2:0]		Status3[2:0]		Status2[2:0]		Status1[2:0]		Status0[2:0]		μSA[7:0]																	
DW2	reserved							DataStartAddress[15:0]																				μFrame[7:0] (full-speed)						
DW0	[2]	[1]	TT_MPS_Len[10:0]						NrBytesToTransfer[14:0] (1 kB for full-speed)														[1]	V										

[1] Reserved.

[2] EndPt[0].

Table 74. Start and complete split for isochronous: bit description

Bit	Symbol	Access	Value	Description
<b>DW7</b>				
63 to 40	reserved	-	-	-
39 to 32	ISO_IN_7[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF7, if $\mu$ SA[7] is set to 1 and frame number is correct.
<b>DW6</b>				
31 to 24	ISO_IN_6[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF6, if $\mu$ SA[6] is set to 1 and frame number is correct.
23 to 16	ISO_IN_5[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF5, if $\mu$ SA[5] is set to 1 and frame number is correct.
15 to 8	ISO_IN_4[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF4, if $\mu$ SA[4] is set to 1 and frame number is correct.
7 to 0	ISO_IN_3[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF3, if $\mu$ SA[3] is set to 1 and frame number is correct.
<b>DW5</b>				
63 to 56	ISO_IN_2[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF2 (bits 7 to 0), if $\mu$ SA[2] is set to 1 and frame number is correct.
55 to 48	ISO_IN_1[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF1, if $\mu$ SA[1] is set to 1 and frame number is correct.
47 to 40	ISO_IN_0[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF0 if $\mu$ SA[0] is set to 1 and frame number is correct.
39 to 32	$\mu$ SCS[7:0]	<b>SW</b> — writes (0 $\rightarrow$ 1) <b>HW</b> — writes (1 $\rightarrow$ 0) After processing	-	All bits can be set to one for every transfer. It specifies which $\mu$ SOF the complete split needs to be sent. Valid only for IN. Start split and complete split active bits, $\mu$ SA = 0000 0001b, $\mu$ SCS = 0000 0100b, will cause SS to execute in $\mu$ Frame0 and CS in $\mu$ Frame2.
<b>DW4</b>				
31 to 29	Status7[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF7
28 to 26	Status6[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF6
25 to 23	Status5[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF5
22 to 20	Status4[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF4
19 to 17	Status3[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF3
16 to 14	Status2[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF2
13 to 11	Status1[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF1
10 to 8	Status0[2:0]	<b>HW</b> — writes	-	Isochronous IN or OUT status of $\mu$ SOF0 <b>Bit 0</b> — Transaction error (IN and OUT) <b>Bit 1</b> — Babble (IN token only) <b>Bit 2</b> — Underrun (OUT token only)
7 to 0	$\mu$ SA[7:0]	<b>SW</b> — writes (0 $\rightarrow$ 1) <b>HW</b> — writes (1 $\rightarrow$ 0) After processing	-	Specifies which $\mu$ SOF the start split needs to be placed. <b>For OUT token:</b> When the frame number of bits DW2[7:3] matches the frame number of the USB bus, these bits are checked for one before they are sent for the $\mu$ SOF. <b>For IN token:</b> Only $\mu$ SOF0, $\mu$ SOF1, $\mu$ SOF2 or $\mu$ SOF3 can be set to 1. Nothing can be set for $\mu$ SOF4 and above.

Table 74. Start and complete split for isochronous: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW3</b>				
63	A	<b>SW</b> — sets <b>HW</b> — resets	-	<b>Active:</b> Write the same value as that in V.
62	H	<b>HW</b> — writes	-	<b>Halt:</b> The Halt bit is set when any microframe transfer status has a stalled or halted condition.
61	B	<b>HW</b> — writes	-	<b>Babble:</b> This bit corresponds to bit 1 of Status0 to Status7 for every microframe transfer status.
60	X	<b>HW</b> — writes	-	<b>Transaction Error:</b> This bit corresponds to bit 0 of Status0 to Status7 for every microframe transfer status.
59	SC	<b>SW</b> — writes 0 <b>HW</b> — updates	-	<b>Start/Complete:</b> <b>0</b> — Start split <b>1</b> — Complete split
58	reserved	-	-	-
57	DT	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Data Toggle:</b> Set the Data Toggle bit to start for the PTD.
56 to 44	reserved	-	-	-
43 to 32	NrBytes Transferred [11:0]	<b>HW</b> — writes	-	<b>Number of Bytes Transferred:</b> This field indicates the number of bytes sent or received for this transaction.
<b>DW2</b>				
31 to 24	reserved	-	-	-
23 to 8	DataStart Address[15:0]	<b>SW</b> — writes	-	<b>Data Start Address:</b> This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the CPU address.
7 to 0	μFrame[7:0]	<b>SW</b> — writes	-	Bits 7 to 3 determine which frame to execute.
<b>DW1</b>				
63 to 57	HubAddress [6:0]	<b>SW</b> — writes	-	<b>Hub Address:</b> This indicates the hub address.
56 to 50	PortNumber [6:0]	<b>SW</b> — writes	-	<b>Port Number:</b> This indicates the port number of the hub or embedded TT.
49 to 47	reserved	-	-	-
46	S	<b>SW</b> — writes	-	This bit indicates whether a split transaction has to be executed: <b>0</b> — High-speed transaction <b>1</b> — Split transaction
45 to 44	EPTYPE[1:0]	<b>SW</b> — writes	-	<b>Transaction type:</b> <b>01</b> — Isochronous
43 to 42	Token[1:0]	<b>SW</b> — writes	-	Token PID for this transaction: <b>00</b> — OUT <b>01</b> — IN
41 to 35	Device Address[6:0]	<b>SW</b> — writes	-	<b>Device Address:</b> This is the USB address of the function containing the endpoint that is referred to by this buffer.
34 to 32	EndPt[3:1]	<b>SW</b> — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.

**Table 74. Start and complete split for isochronous: bit description ...continued**

Bit	Symbol	Access	Value	Description
<b>DW0</b>				
31	EndPt[0]	<b>SW</b> — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.
30 to 29	reserved	-	-	-
28 to 18	TT_MPS_Len [10:0]	<b>SW</b> — writes	-	<b>Transaction Translator Maximum Packet Size Length:</b> This field indicates the maximum number of bytes that can be sent per start split, depending on the number of total bytes needed. If the total bytes to be sent for the entire millisecond is greater than 188 bytes, this field should be set to 188 bytes for an OUT token and 192 bytes for an IN token. Otherwise, this field should be equal to the total bytes sent.
17 to 3	NrBytesTo Transfer[14:0]	<b>SW</b> — writes	-	<b>Number of Bytes to Transfer:</b> This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field. This field is restricted to 1023 bytes because in siTD the maximum allowable payload for a full-speed device is 1023 bytes. This field indirectly becomes the maximum packet size of the downstream device.
2 to 1	reserved	-	-	-
0	V	<b>SW</b> — sets <b>HW</b> — resets	-	<b>0</b> — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. <b>1</b> — Software updates to one when there is payload to be sent or received. The current PTD is active.

### 8.5.6 Start and complete split for interrupt

[Table 75](#) shows the bit allocation of start and complete split for interrupt.

Table 75. Start and complete split for interrupt: bit allocation

Bit	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
DW7	reserved																															
DW5	INT_IN_2[7:0]							INT_IN_1[7:0]							INT_IN_0[7:0]							μSCS[7:0]										
DW3	A	H	B	X	SC	[1]	DT	Cerr [1:0]	reserved										NrBytesTransferred[11:0] (4 kB for full-speed and low-speed)													
DW1	HubAddress[6:0]						PortNumber[6:0]						SE[1:0]	-	S	EP Type [1:0]	Token [1:0]	DeviceAddress[6:0]						EndPt[3:1]								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DW6	INT_IN_6[7:0]							INT_IN_5[7:0]							INT_IN_4[7:0]							INT_IN_3[7:0]										
DW4	Status7[2:0]		Status6[2:0]		Status5[2:0]		Status4[2:0]		Status3[2:0]		Status2[2:0]		Status1[2:0]		Status0[2:0]		μSA[7:0]															
DW2	reserved							DataStartAddress[15:0]														μFrame[7:0] (full-speed and low-speed)										
DW0	[2]	[1]	MaxPacketLength[10:0]										NrBytesToTransfer[14:0] (4 kB for full-speed and low-speed)														[1]	V				

[1] Reserved.

[2] EndPt[0].



Table 76. Start and complete split for interrupt: bit description

Bit	Symbol	Access	Value	Description
<b>DW7</b>				
63 to 40	reserved	-	-	-
39 to 32	INT_IN_7[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF7, if $\mu$ SA[7] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
<b>DW6</b>				
31 to 24	INT_IN_6[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF6, if $\mu$ SA[6] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
23 to 16	INT_IN_5[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF5, if $\mu$ SA[5] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
15 to 8	INT_IN_4[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF4, if $\mu$ SA[4] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
7 to 0	INT_IN_3[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF3, if $\mu$ SA[3] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
<b>DW5</b>				
63 to 56	INT_IN_2[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF2 (bits 7 to 0), if $\mu$ SA[2] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
55 to 48	INT_IN_1[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF1, if $\mu$ SA[1] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
47 to 40	INT_IN_0[7:0]	<b>HW</b> — writes	-	Bytes received during $\mu$ SOF0 if $\mu$ SA[0] is set to 1 and frame number is correct. The new value continuously overwrites the old value.
39 to 32	$\mu$ SCS[7:0]	<b>SW</b> — writes (0 $\rightarrow$ 1) <b>HW</b> — writes (1 $\rightarrow$ 0) After processing	-	All bits can be set to one for every transfer. It specifies which $\mu$ SOF the complete split needs to be sent. Valid only for IN. Start split and complete split active bits, $\mu$ SA = 0000 0001b, $\mu$ SCS = 0000 0100b, will cause SS to execute in $\mu$ Frame0 and CS in $\mu$ Frame2.
<b>DW4</b>				
31 to 29	Status7[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF7
28 to 26	Status6[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF6
25 to 23	Status5[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF5
22 to 20	Status4[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF4
19 to 17	Status3[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF3
16 to 14	Status2[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF2
13 to 11	Status1[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF1
10 to 8	Status0[2:0]	<b>HW</b> — writes	-	Interrupt IN or OUT status of $\mu$ SOF0 <b>Bit 0</b> — Transaction error (IN and OUT) <b>Bit 1</b> — Babble (IN token only) <b>Bit 2</b> — Underrun (OUT token only)
7 to 0	$\mu$ SA[7:0]	<b>SW</b> — writes (0 $\rightarrow$ 1) <b>HW</b> — writes (1 $\rightarrow$ 0) After processing	-	Specifies which $\mu$ SOF the start split needs to be placed. <b>For OUT token:</b> When the frame number of bits DW1[7:3] matches the frame number of the USB bus, these bits are checked for one before they are sent for the $\mu$ SOF. <b>For IN token:</b> Only $\mu$ SOF0, $\mu$ SOF1, $\mu$ SOF2 or $\mu$ SOF3 can be set to 1. Nothing can be set for $\mu$ SOF4 and above.

Table 76. Start and complete split for interrupt: bit description ...continued

Bit	Symbol	Access	Value	Description
<b>DW3</b>				
63	A	<b>SW</b> — sets <b>HW</b> — resets	-	<b>Active:</b> Write the same value as that in V.
62	H	<b>HW</b> — writes	-	<b>Halt:</b> The Halt bit is set when any microframe transfer status has a stalled or halted condition.
61	B	<b>HW</b> — writes	-	<b>Babble:</b> This bit corresponds to bit 1 of Status0 to Status7 for every microframe transfer status.
60	X	<b>HW</b> — writes	-	<b>Transaction Error:</b> This bit corresponds to bit 0 of Status0 to Status7 for every microframe transfer status.
59	SC	<b>SW</b> — writes 0 <b>HW</b> — updates	-	<b>Start/Complete:</b> 0 — Start split 1 — Complete split
58	reserved	-	-	-
57	DT	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Data Toggle:</b> For an interrupt transfer, set correct bit to start the PTD.
56 to 55	Cerr[1:0]	<b>HW</b> — writes <b>SW</b> — writes	-	<b>Error Counter:</b> This field corresponds to the Cerr[1:0] field in TD. 00 — The transaction will not retry. 11 — The transaction will retry three times. Hardware will decrement these values.
54 to 44	reserved	-	-	-
43 to 32	NrBytes Transferred [11:0]	<b>HW</b> — writes	-	<b>Number of Bytes Transferred:</b> This field indicates the number of bytes sent or received for this transaction.
<b>DW2</b>				
31 to 24	reserved	-	-	-
23 to 8	DataStart Address[15:0]	<b>SW</b> — writes	-	<b>Data Start Address:</b> This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the CPU address.
7 to 0	μFrame[7:0]	<b>SW</b> — writes	-	Bits 7 to 3 is the polling rate in milliseconds. Polling rate is defined as $2^{(b-1)} \mu\text{SOF}$ ; where $b = 4$ to 16. When $b$ is 4, executed every millisecond. See <a href="#">Table 77</a> .
<b>DW1</b>				
63 to 57	HubAddress [6:0]	<b>SW</b> — writes	-	<b>Hub Address:</b> This indicates the hub address.
56 to 50	PortNumber [6:0]	<b>SW</b> — writes	-	<b>Port Number:</b> This indicates the port number of the hub or embedded TT.
49 to 48	SE[1:0]	<b>SW</b> — writes	-	This depends on the endpoint type and direction. It is valid only for split transactions. <a href="#">Table 78</a> applies to start split and complete split only.
47	reserved	-	-	-
46	S	<b>SW</b> — writes	-	This bit indicates whether a split transaction has to be executed: 0 — High-speed transaction 1 — Split transaction
45 to 44	EPTYPE[1:0]	<b>SW</b> — writes	-	Transaction type: 11 — Interrupt

Table 76. Start and complete split for interrupt: bit description ...continued

Bit	Symbol	Access	Value	Description
43 to 42	Token[1:0]	SW — writes	-	Token PID for this transaction: <b>00</b> — OUT <b>01</b> — IN
41 to 35	DeviceAddress [6:0]	SW — writes	-	<b>Device Address:</b> This is the USB address of the function containing the endpoint that is referred to by this buffer.
34 to 32	EndPt[3:1]	SW — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.
<b>DWO</b>				
31	EndPt[0]	SW — writes	-	<b>Endpoint:</b> This is the USB address of the endpoint within the function.
30 to 29	reserved	-	-	-
28 to 18	MaxPacket Length[10:0]	SW — writes	-	<b>Maximum Packet Length:</b> This field indicates the maximum number of bytes that can be sent to or received from an endpoint in a single data packet. The maximum packet size for the full-speed and low-speed devices is 64 bytes as defined in <a href="#">Ref. 1 "Universal Serial Bus Specification Rev. 2.0"</a> .
17 to 3	NrBytesTo Transfer[14:0]	SW — writes	-	<b>Number of Bytes to Transfer:</b> This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field. The maximum total number of bytes for this transaction is 4 kB.
2 to 1	reserved	-	-	-
0	V	SW — sets HW — resets	-	<b>0</b> — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. <b>1</b> — Software updates to one when there is payload to be sent or received. The current PTD is active.

Table 77. Microframe description

b	Rate	μFrame[7:3]
5	2 ms	0 0001b
6	4 ms	0 0010b or 0 0011b
7	8 ms	0 0100b or 0 0111b
8	16 ms	0 1000b or 0 1111b
9	32 ms	1 0000b or 1 1111b

Table 78. SE description

Interrupt	S	E	Remarks
I/O	1	0	low-speed
I/O	0	0	full-speed

## 9. OTG controller

### 9.1 Introduction

OTG is a supplement to the Hi-Speed USB specification that augments existing USB peripherals by adding to these peripherals limited host capability to support other targeted USB peripherals. It is primarily targeted at portable devices because it addresses concerns related to such devices, such as a small connector and low power. Non-portable devices, even standard hosts, can also benefit from OTG features.

The SAF1761 OTG controller is designed to perform all the tasks specified in the OTG supplement. It supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for dual-role devices. The SAF1761 uses software implementation of HNP and SRP for maximum flexibility. A set of OTG registers provides the control and status monitoring capabilities to support software HNP and SRP.

Besides the normal USB transceiver, timers and analog components required by OTG are also integrated on-chip. The analog components include:

- Built-in 3.3 V-to-5 V charge pump
- Voltage comparators
- Pull-up or pull-down resistors on data lines
- Charging or discharging resistors for  $V_{BUS}$

### 9.2 Dual-role device

When port 1 of the SAF1761 is configured in OTG mode, it can be used as an OTG dual-role device. A dual-role device is a USB device that can function either as a host or as a peripheral.

The default role of the SAF1761 is controlled by the ID pin, which in turn is controlled by the type of plug connected to the micro-AB receptacle. If ID = LOW (micro-A plug connected), it becomes an A-device, which is a host by default. If ID = HIGH (micro-B plug connected), it becomes a B-device, which is a peripheral by default.

Both the A-device and the B-device work on a session base. A session is defined as the period of time in which devices exchange data. A session starts when  $V_{BUS}$  is driven and ends when  $V_{BUS}$  is turned off. Both the A-device and the B-device may start a session. During a session, the role of the host can be transferred back and forth between the A-device and the B-device any number of times by using HNP.

If the A-device wants to start a session, it turns on  $V_{BUS}$  by enabling the charge pump. The B-device detects that  $V_{BUS}$  has risen above the B\_SESS\_VLD level and assumes the role of a peripheral asserting its pull-up resistor on the DP line. The A-device detects the remote pull-up resistor and assumes the role of a host. Then, the A-device can communicate with the B-device as long as it wishes. When the A-device finishes communicating with the B-device, the A-device turns off  $V_{BUS}$  and both devices finally go into the idle state. See [Figure 14](#) and [Figure 15](#).

If the B-device wants to start a session, it must initiate SRP by **data line pulsing** and  **$V_{BUS}$  pulsing**. When the A-device detects any of these SRP events, it turns on its  $V_{BUS}$ . (Note: only the A-device is allowed to drive  $V_{BUS}$ .) The B-device assumes the role of a

peripheral, and the A-device assumes the role of a host. The A-device detects that the B-device can support HNP by getting the OTG descriptor from the B-device. The A-device will then enable the HNP hand-off by using SetFeature (b\_hnp\_enable) and then go into the suspend state. The B-device signals claiming the host role by de-asserting its pull-up resistor. The A-device acknowledges by going into the peripheral state. The B-device then assumes the role of a host and communicates with the A-device as long as it wishes. When the B-device finishes communicating with the A-device, both devices finally go into the idle state. See [Figure 14](#) and [Figure 15](#).

### 9.3 Session Request Protocol (SRP)

As a dual-role device, the SAF1761 can initiate and respond to SRP. The B-device initiates SRP by data line pulsing, followed by  $V_{BUS}$  pulsing. The A-device can detect either data line pulsing or  $V_{BUS}$  pulsing.

#### 9.3.1 B-device initiating SRP

The SAF1761 can initiate SRP by performing the following steps:

1. Detect initial conditions [read B\_SESS\_END and B\_SE0\_SRP (bits 7 and 8) of the OTG Status register].
2. Start data line pulsing [set DP\_PULLUP (bit 0) of the OTG Control (set) register to logic 1].
3. Wait for 5 ms to 10 ms.
4. Stop data line pulsing [set DP\_PULLUP (bit 0) of the OTG Control (clear) register to logic 0].
5. Start  $V_{BUS}$  pulsing [set VBUS\_CHRG (bit 6) of the OTG Control (set) register to logic 1].
6. Wait for 10 ms to 20 ms.
7. Stop  $V_{BUS}$  pulsing [set VBUS\_CHRG (bit 6) of the OTG Control (clear) register to logic 0].
8. Discharge  $V_{BUS}$  for about 30 ms [by using VBUS\_DISCHRG (bit 5) of the OTG Control (set) register], optional.

The B-device must complete both data line pulsing and  $V_{BUS}$  pulsing within 100 ms.

#### 9.3.2 A-device responding to SRP

The A-device must be able to respond to one of the two SRP events: data line pulsing or  $V_{BUS}$  pulsing. When data line pulsing is used, the SAF1761 can detect DP pulsing. This means that the peripheral-only device must initiate data line pulsing through DP. A dual-role device will always initiate data line pulsing through DP.

To enable the SRP detection through the  $V_{BUS}$  pulsing, set A\_B\_SESS\_VLD (bit 1) in the OTG Interrupt Enable Fall and OTG Interrupt Enable Rise registers.


To enable the SRP detection through the DP pulsing, set DP\_SRP (bit 2) in the OTG Interrupt Enable Rise register.

## 9.4 Host Negotiation Protocol (HNP)

HNP is used to transfer control of the host role between the default host (A-device) and the default peripheral (B-device) during a session. When the A-device is ready to give up its role as a host, it will condition the B-device using SetFeature (b\_hnp\_enable) and will go into suspend. If the B-device wants to use the bus at that time, it signals a disconnect to the A-device. Then, the A-device will take the role of a peripheral and the B-device will take the role of a host.

### 9.4.1 Sequence of HNP events

The sequence of events for HNP as observed on the USB bus is illustrated in [Figure 13](#).



**Fig 13. HNP sequence of events**

As can be seen in [Figure 13](#):

1. The A-device completes using the bus and stops all bus activity, that is, suspends the bus.
2. The B-device detects that the bus is idle for more than 5 ms and begins HNP by turning off the pull-up on DP. This allows the bus to discharge to the SE0 state.
3. The A-device detects SE0 on the bus and recognizes this as a request from the B-device to become a host. The A-device responds by turning on its DP pull-up within 3 ms of first detecting SE0 on the bus.
4. After waiting for 30  $\mu$ s to ensure that the DP line is not HIGH because of the residual effect of the B-device pull-up, the B-device notices that the DP line is HIGH and the DM line is LOW, that is, J state. This indicates that the A-device has recognized the HNP request from the B-device. At this point, the B-device becomes a host and asserts bus reset to start using the bus. The B-device must assert the bus reset, that is, SE0, within 1 ms of the time that the A-device turns on its pull-up.
5. When the B-device completes using the bus, it stops all bus activities. Optionally, the B-device may turn on its DP pull-up at this time.

**Remark:** The bus idle state will generate a DC suspend interrupt corresponding to the toggle of the SUSP bit in the DcInterrupt register (address: 218h), when accordingly enabled.

6. The A-device detects lack of bus activity for more than 3 ms and turns off its DP pull-up. Alternatively, if the A-device has no further need to communicate with the B-device, the A-device may turn off  $V_{BUS}$  and end the session.
7. The B-device turns on its pull-up.
8. After waiting 30  $\mu$ s to ensure that the DP line is not HIGH because of the residual effect of the A-device pull-up, the A-device notices that the DP-line is HIGH and the DM line is LOW, indicating that the B-device is signaling a connect and is ready to respond as a peripheral. At this point, the A-device becomes a host and asserts the bus reset to start using the bus.

#### 9.4.2 OTG state diagrams

[Figure 14](#) and [Figure 15](#) show state diagrams for the dual-role A-device and the dual-role B-device, respectively. For a detailed explanation, refer to [Ref. 3 “On-The-Go Supplement to the USB Specification Rev. 1.3”](#).

The OTG state machine is implemented with software. The inputs to the state machine come from four sources: hardware signals from the USB bus, software signals from the application program, internal variables with the state machines, and timers:

- Hardware inputs: Include `id`, `a_vbus_vld`, `a_sess_vld`, `b_sess_vld`, `b_sess_end`, `a_conn`, `b_conn`, `a_bus_suspend`, `b_bus_suspend`, `a_bus_resume`, `b_bus_resume`, `a_srp_det` and `b_se0_srp`. All these inputs can be derived from the OTG Interrupt and OTG Status registers.
- Software inputs: Include `a_bus_req`, `a_bus_drop` and `b_bus_req`.
- Internal variables: Include `a_set_b_hnp_en`, `b_hnp_enable` and `b_srp_done`.
- Timers: The HNP state machine uses four timers: `a_wait_vrise_tmr`, `a_wait_bcon_tmr`, `a_aidl_bdis_tmr` and `b_ase0_brst_tmr`. All timers are started on entry to and reset on exit from their associated states. The SAF1761 provides a programmable timer that can be used as any of these four timers.




Fig 14. Dual-role A-device state diagram






Fig 15. Dual-role B-device state diagram

### 9.4.3 HNP implementation and OTG state machine

The OTG state machine is the software behind all the OTG functionality. It is implemented in the microprocessor system that is connected to the SAF1761. The SAF1761 provides registers for all input status, the output control and timers to fully support the state machine transitions in [Figure 14](#) and [Figure 15](#). These registers include:

- OTG Control register: Provides control to  $V_{BUS}$  driving, charging or discharging, data line pull-up or pull-down, SRP detection, and so on.
- OTG Status register: Provides status detection on  $V_{BUS}$  and data lines including ID,  $V_{BUS}$  session valid, session end, overcurrent and bus status.
- OTG Interrupt Latch register: Provides interrupts for status change in OTG Interrupt Status register bits and the OTG Timer time-out event.
- OTG Interrupt Enable Fall and OTG Interrupt Enable Rise registers: Provide interrupt mask for OTG Interrupt Latch register bits.
- OTG Timer register: Provides 0.01 ms base programmable timer for use in the OTG state machine.

The following steps are required to enable an OTG interrupt:

1. Set the polarity and level-triggering or edge-triggering mode of the HW Mode Control register.
2. Set the corresponding bits of the OTG Interrupt Enable Rise and OTG Interrupt Enable Fall registers.
3. Set bit OTG\_IRQ\_E of the HcInterruptEnable register (bit 10).
4. Set bit GLOBAL\_INTR\_EN of the HW Mode Control register (bit 0).

When an interrupt is generated on HC\_IRQ, perform these steps in the interrupt service routine to get the related OTG status:

1. Read the HcInterrupt register. If OTG\_IRQ (bit 10) is set, then step 2.
2. Read the OTG Interrupt Latch register. If any of the bits 0 to 4 are set, then step 3.
3. Read the OTG Status register.

The OTG state machine routines are called when any of the inputs is changed. These inputs come from either OTG registers (hardware) or application program (software). The outputs of the state machine include control signals to the OTG register (for hardware) and states or error codes (for software).

The SAF1761 can be configured in OTG mode or in pure host or peripheral mode. Programming the SAF1761 in OTG mode is done by configuring bit 10 of the OTG control register. This will enable OTG-specific mechanisms controlled by the OTG control register bits.

When the OTG protocol is not implemented by the software, the SAF1761 can be used as a host or a peripheral. In this case, bit 10 of the OTG control register will be set to logic 0. The host or peripheral functionality is determined by bit 7 of the OTG Control register.

Programming of OTG registers is done by a SET and RESET scheme. An OTG register has two parts: a 16-bit SET and a 16-bit RESET. Writing logic 1 in a certain position to the SET-type dedicated 16-bit register part will set the respective bit to logic 1 while writing logic 1 to the RESET-type 16-bit dedicated register will change the corresponding bit to logic 0.

## 9.5 OTG controller registers

**Table 79. OTG controller-specific register overview**

Address	Register	Reset value	References
037Xh to 038Xh	OTG registers	-	-

**Table 80. Address mapping of registers: 32-bit data bus mode**

Address	Byte 3	Byte 2	Byte 1	Byte 0
<b>Device ID registers</b>				
0370h	Product ID (read only)		Vendor ID (read only)	
<b>OTG Control register</b>				
0374h	OTG Control (clear)		OTG Control (set)	

Table 80. Address mapping of registers: 32-bit data bus mode ...continued

Address	Byte 3	Byte 2	Byte 1	Byte 0
<b>OTG Interrupt registers</b>				
0378h	reserved		OTG Status (read only)	
037Ch	OTG Interrupt Latch (clear)		OTG Interrupt Latch (set)	
0380h	OTG Interrupt Enable Fall (clear)		OTG Interrupt Enable Fall (set)	
0384h	OTG Interrupt Enable Rise (clear)		OTG Interrupt Enable Rise (set)	
<b>OTG Timer register</b>				
0388h	OTG Timer (Lower word: clear)		OTG Timer (Lower word: set)	
038Ch	OTG Timer (Higher word: clear)		OTG Timer (Higher word: set)	

Table 81. Address mapping of registers: 16-bit data bus mode

Address	Byte 1	Byte 0	Reference
<b>Device ID registers</b>			
0370h	Vendor ID (read only)		<a href="#">Section 9.5.1.1</a>
0372h	Product ID (read only)		<a href="#">Section 9.5.1.2</a>
<b>OTG Control register</b>			
0374h	OTG Control (set)		<a href="#">Section 9.5.2.1</a>
0376h	OTG Control (clear)		
<b>OTG Interrupt registers</b>			
0378h	OTG Status (read only)		<a href="#">Section 9.5.3.1</a>
037Ah	reserved		-
037Ch	OTG Interrupt Latch (set)		<a href="#">Section 9.5.3.2</a>
037Eh	OTG Interrupt Latch (clear)		
0380h	OTG Interrupt Enable Fall (set)		<a href="#">Section 9.5.3.3</a>
0382h	OTG Interrupt Enable Fall (clear)		
0384h	OTG Interrupt Enable Rise (set)		<a href="#">Section 9.5.3.4</a>
0386h	OTG Interrupt Enable Rise (clear)		
<b>OTG Timer register</b>			
0388h	OTG Timer (Lower word: set)		<a href="#">Section 9.5.4.1</a>
038Ah	OTG Timer (Lower word: clear)		
038Ch	OTG Timer (Higher word: set)		
038Eh	OTG Timer (Higher word: clear)		

### 9.5.1 Device Identification registers

#### 9.5.1.1 Vendor ID register

Table 82 shows the bit description of the register.

**Table 82. Vendor ID - Vendor Identifier (address 0370h) register: bit description**

Bit	Symbol	Access	Value	Description
15 to 0	VENDOR_ID[15:0]	R	04CCh	NXP Semiconductors Vendor ID

#### 9.5.1.2 Product ID register (R: 0372h)

The bit description of the register is given in Table 83.

**Table 83. Product ID - Product Identifier register (address 0372h) bit description**

Bit	Symbol	Access	Value	Description
15 to 0	PRODUCT_ID[15:0]	R	1761h	Product ID of the SAF1761

### 9.5.2 OTG Control register

#### 9.5.2.1 OTG Control register

Table 84 shows the bit allocation of the register.

**Table 84. OTG Control register (address set: 0374h, clear: 0376h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>					OTG_DISABLE	OTG_SE0_EN	BDIS_ACON_EN
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
Bit	7	6	5	4	3	2	1	0
Symbol	SW_SEL_HC_DC	VBUS_CHRG	VBUS_DISCHRG	VBUS_DRV	SEL_CP_EXT	DM_PULL_DOWN	DP_PULL_DOWN	DP_PULL_UP
Reset	1	0	0	0	0	1	1	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

[1] The reserved bits should always be written with the reset value.

**Table 85. OTG Control register (address set: 0374h, clear: 0376h) bit description**

Bit <sup>[1]</sup>	Symbol	Description
15 to 11	-	reserved for future use
10	OTG_DISABLE	<b>0</b> — OTG functionality enabled <b>1</b> — OTG disabled; pure host or peripheral
9	OTG_SE0_EN	This bit is used by the host controller to send SE0 on remote connect. <b>0</b> — No SE0 sent on remote connect detection <b>1</b> — SE0 (bus reset) sent on remote connect detection <b>Remark:</b> This bit is normally set when the B-device goes into the B_WAIT_ACON state (recommended sequence: LOC_CONN = 0 → DELAY → 0 ms → OTG_SEQ_EN = 1 → SEL_HC_DC = 0) and is cleared when it comes out of the B_WAIT_ACON state.
8	BDIS_ACON_EN	Enables the A-device to connect if the B-device disconnect is detected

Table 85. OTG Control register (address set: 0374h, clear: 0376h) bit description ...continued

Bit <sup>[1]</sup>	Symbol	Description
7	SW_SEL_HC _DC	In software HNP mode, this bit selects between the host controller and the peripheral controller. <b>0</b> — Host controller connected to ATX <b>1</b> — Peripheral controller connected to ATX  This bit is set to logic 1 by hardware when there is an event corresponding to the BDIS_ACON interrupt. BDIS_ACON_EN is set and there is an automatic pull-up connection on remote disconnect.
6	VBUS_CHRG	Connect $V_{BUS}$ to $V_{CC(I/O)}$ through a resistor
5	VBUS_ DISCHRG	Discharge $V_{BUS}$ to ground through a resistor
4	VBUS_DRV	Drive $V_{BUS}$ to 5 V using the charge pump
3	SEL_CP_EXT	<b>0</b> — Internal charge pump selected <b>1</b> — External charge pump selected
2	DM_ PULLDOWN	<b>DM pull-down:</b> <b>0</b> — Disable <b>1</b> — Enable
1	DP_ PULLDOWN	<b>DP pull-down:</b> <b>0</b> — Disable <b>1</b> — Enable
0	DP_PULLUP	<b>0</b> — The pull-up resistor is disconnected from the DP line. The data line pulsing is stopped. <b>1</b> — An internal 1.5 k $\Omega$ pull-up resistor is present on the DP line. The data line pulsing is started. <b>Remark:</b> When port 1 is in peripheral mode or it plays the role of a peripheral while the OTG functionality is enabled, it depends on the setting of DP_PULLUP and the $V_{BUS}$ sensing signal to connect the DP line to HIGH through a pull-up resistor. $V_{BUS}$ is an internal signal. When 5 V is present on the $V_{BUS}$ pin, $V_{BUS}$ = logic 1.

[1] To use port 1 as a host controller, write 0080 0018h to this register after power-on. To use port 1 as a peripheral controller, write 0006 0400h to this register after power-on.

### 9.5.3 OTG Interrupt registers

#### 9.5.3.1 OTG Status register

This register indicates the current state of the signals that can generate an interrupt. The bit allocation of the register is given in [Table 86](#).

**Table 86. OTG Status register (address 0378h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved							B_SE0_SRP
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
Symbol	B_SESS_END	reserved		RMT_CONN	ID	DP_SRP	A_B_SESS_VLD	VBUS_VLD
Reset	[1]	0	0	0	[1]	0	[1]	[1]
Access	R	R	R	R	R	R	R	R

[1] The reset value depends on the corresponding OTG status. For details, see [Table 87](#).

**Table 87. OTG Status register (address 0378h) bit description**

Bit	Symbol	Description
15 to 9	-	reserved for future use
8	B_SE0_SRP	2 ms of SE0 detected in the B-idle state
7	B_SESS_END	$V_{BUS} < 0.8\text{ V}$
6 to 5	-	reserved
4	RMT_CONN	Remote connect detection
3	ID	ID pin digital input
2	DP_SRP	DP asserted during SRP
1	A_B_SESS_VLD	A-session valid for the A-device. B-session valid for the B-device.
0	VBUS_VLD	A-device $V_{BUS}$ valid comparator, indicates $V_{BUS} > 4.4\text{ V}$

#### 9.5.3.2 OTG Interrupt Latch register

The OTG Interrupt Latch register indicates the source that generated the interrupt. The status of this register bits depends on the settings of the Interrupt Enable Fall and Interrupt Enable Rise registers, and the occurrence of the respective events.

The bit allocation of the register is given in [Table 88](#).

**Table 88. OTG Interrupt Latch register (address set: 037Ch, clear: 037Eh) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>						OTG_TMR_TIMEOUT	B_SE0_SRP
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R	R/S/C	R/S/C

Bit	7	6	5	4	3	2	1	0
Symbol	B_SESS_END	BDIS_ACON	OTG_RESUME	RMT_CONN	ID	DP_SRP	A_B_SESS_VLD	VBUS_VLD
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

[1] The reserved bits should always be written with the reset value.

**Table 89. OTG Interrupt Latch register (address set: 037Ch, clear: 037Eh) bit description**

Bit	Symbol	Description
15 to 10	-	reserved for future use
9	OTG_TMR_TIMEOUT	OTG timer time-out
8	B_SE0_SRP	2 ms of SE0 detected in the B-idle state
7	B_SESS_END	$V_{BUS} < 0.8\text{ V}$
6	BDIS_ACON	Indicates that the BDIS_ACON event has occurred
5	OTG_RESUME	J → K resume change detected
4	RMT_CONN	Remote connect detection
3	ID	Indicates change on pin ID
2	DP_SRP	DP asserted during SRP
1	A_B_SESS_VLD	A-session valid for the A-device. B-session valid for the B-device.
0	VBUS_VLD	Indicates change in the VBUS_VLD status

### 9.5.3.3 OTG Interrupt Enable Fall register

[Table 90](#) shows the bit allocation of this register that enables interrupts on transition from HIGH-to-LOW.

**Table 90. OTG Interrupt Enable Fall register (address set: 0380h, clear: 0382h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>							B_SE0_SRP
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
Bit	7	6	5	4	3	2	1	0
Symbol	B_SESS_END	reserved		RMT_CONN	ID	reserved	A_B_SESS_VLD	VBUS_VLD
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

[1] The reserved bits should always be written with the reset value.

**Table 91. OTG Interrupt Enable Fall register (address set: 0380h, clear: 0382h) bit description**

Bit	Symbol	Description
15 to 9	-	reserved for future use
8	B_SE0_SRP	IRQ asserted when the bus exits from at least 2 ms of the SE0 state
7	B_SESS_END	IRQ asserted when $V_{BUS} > 0.8\text{ V}$
6 to 5	-	reserved

**Table 91. OTG Interrupt Enable Fall register (address set: 0380h, clear: 0382h) bit description ...continued**

Bit	Symbol	Description
4	RMT_CONN	IRQ asserted on RMT_CONN removal
3	ID	IRQ asserted on the ID pin transition from HIGH to LOW
2	-	reserved
1	A_B_SESS_VLD	IRQ asserted on removing A-session valid for the A-device or B-session valid for the B-device condition
0	VBUS_VLD	IRQ asserted on the falling edge of V <sub>BUS</sub>

### 9.5.3.4 OTG Interrupt Enable Rise register

This register (see [Table 92](#) for bit allocation) enables interrupts on transition from LOW-to-HIGH.

**Table 92. OTG Interrupt Enable Rise register (address set: 0384h, clear: 0386h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>						OTG_TMR_TIMEOUT	B_SE0_SRP
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
Bit	7	6	5	4	3	2	1	0
Symbol	B_SESS_END	BDIS_ACON	OTG_RESUME	RMT_CONN	ID	DP_SRP	A_B_SESS_VLD	VBUS_VLD
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

[1] The reserved bits should always be written with the reset value.

**Table 93. OTG Interrupt Enable Rise register (address set: 0384h, clear: 0386h) bit description**

Bit	Symbol	Description
15 to 10	-	reserved
9	OTG_TMR_TIMEOUT	IRQ asserted on OTG timer time-out
8	B_SE0_SRP	IRQ asserted when at least 2 ms of SE0 is detected in the B-idle state
7	B_SESS_END	IRQ asserted when V <sub>BUS</sub> is less than 0.8 V
6	BDIS_ACON	IRQ asserted on BDIS_ACON condition
5	OTG_RESUME	IRQ asserted on J-K resume
4	RMT_CONN	IRQ asserted on RMT_CONN
3	ID	IRQ asserted on the ID pin transition from LOW to HIGH
2	DP_SRP	IRQ asserted when DP is asserted during SRP
1	A_B_SESS_VLD	IRQ asserted on the A-session valid for the A-device or on the B-session valid for the B-device
0	VBUS_VLD	IRQ asserted on the rising edge of V <sub>BUS</sub>



## 9.5.4 OTG Timer register

### 9.5.4.1 OTG Timer register

This is a 32-bit register organized as two 16-bit fields. These two fields have separate set and clear addresses. [Table 94](#) shows the bit allocation of the register.

**Table 94. OTG Timer register (address low word set: 0388h, low word clear: 038Ah; high word set: 038Ch, high word clear: 038Eh) bit allocation**

<b>Bit</b>	<b>31</b>	<b>30</b>	<b>29</b>	<b>28</b>	<b>27</b>	<b>26</b>	<b>25</b>	<b>24</b>
<b>Symbol</b>	START_TMR	reserved <sup>[1]</sup>						
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
<b>Bit</b>	<b>23</b>	<b>22</b>	<b>21</b>	<b>20</b>	<b>19</b>	<b>18</b>	<b>17</b>	<b>16</b>
<b>Symbol</b>	TIMER_INIT_VALUE[23:16]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	TIMER_INIT_VALUE[15:8]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	TIMER_INIT_VALUE[7:0]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

[1] The reserved bits should always be written with the reset value.

**Table 95. OTG Timer register (address low word set: 0388h, low word clear: 038Ah; high word set: 038Ch, high word clear: 038Eh) bit description**

Bit	Symbol	Description
31	START_TMR	This is the start/stop bit of the OTG timer. Writing logic 1 will cause the OTG timer to load TMR_INIT_VALUE into the counter and start to count. Writing logic 0 will stop the timer. This bit is automatically cleared when the OTG timer is timed out.  <b>0</b> — stop the timer <b>1</b> — start the timer
30 to 24	-	reserved
23 to 0	TIMER_INIT_VALUE[23:0]	These bits define the initial value used by the OTG timer. The timer interval is 0.01 ms. Maximum time allowed is 167.772 s.

## 10. Peripheral controller

### 10.1 Introduction

The USB protocol and data transfer operations of the peripheral controller are executed using external firmware. The external microcontroller or microprocessor can access the peripheral controller-specific registers through the local bus interface. The transfer of data between a microprocessor and the peripheral controller can be done in PIO mode or programmed DMA mode.

#### 10.1.1 Direct Memory Access (DMA)

The DMA controller of the SAF1761 is used to transfer data between the system memory and endpoints buffers. It is a slave DMA controller that requires an external DMA master to control the transfer.

##### 10.1.1.1 DMA for the IN endpoint

When the internal DMA is enabled and at least one buffer is free, the DC\_DREQ line is asserted. The external DMA controller then starts negotiating for control of the bus. As soon as it has access, it asserts the DC\_DACK line and starts writing data. The burst length is programmable. When the number of bytes equal to the burst length has been written, the DC\_DREQ line is de-asserted. As a result, the DMA controller de-asserts the DC\_DACK line and releases the bus. At that moment, the whole cycle restarts for the next burst. When the buffer is full, the DC\_DREQ line is de-asserted and the buffer is validated, which means that it is sent to the host at the next IN token. When the DMA transfer is terminated, the buffer is also validated, even if it is not full.

##### 10.1.1.2 DMA for the OUT endpoint

When the internal DMA is enabled and at least one buffer is full, the DC\_DREQ line is asserted. The external DMA controller then starts negotiating for control of the bus. As soon as it has access, it asserts the DC\_DACK line and starts reading data. The burst length is programmable. When the number of bytes equal to the burst length has been read, the DC\_DREQ line is de-asserted. As a result, the DMA controller de-asserts the DC\_DACK line and releases the bus. At that moment, the whole cycle restarts for the next burst. When all the data is read, the DC\_DREQ line is de-asserted and the buffer is cleared. This means that it can be overwritten when a new packet arrives.

##### 10.1.1.3 DMA initialization

To reduce the power consumption, a controllable clock that drives DMA controller circuits is turned off, by default. If the DMA functionality is required by an application, DMACLKON (bit 9) of the Mode register (address: 020Ch) must be enabled during initialization of the peripheral controller. If DMA is not required by the application, DMACLKON can be permanently disabled to save current. The burst counter, DMA bus width, and the polarity of DC\_DREQ and DC\_DACK must accordingly be set.

The SAF1761 supports only counter mode DMA transfer. To enable counter mode, ensure that DIS\_XFER\_CNT in the DcDMAConfiguration register (address: 0238h) is set to zero.

Before starting the DMA transfer, preset the interrupt enable bit IEDMA in the Interrupt Enable register (address: 0214h) and the DMA Interrupt Enable register (address: 0254h). The SAF1761 supports two interrupt trigger modes: level and edge. The pulse width, which in edge mode, is determined by setting the Interrupt Pulse Width register (address:

0280h). The default value is 1Eh, which indicates that the interrupt pulse width is 1  $\mu$ s. The minimum interrupt pulse width is approximately 30 ns when set to logic 1. Do not write a zero to this register.

The interrupt polarity must also be correctly set.

**Remark:** DMA can apply to all endpoints on the chip. It, however, can only take place for one endpoint at a time. The selected endpoint is assigned by setting the endpoint number in the DMA Endpoint register (address: 0258h). It will also internally redirect the endpoint buffer of the selected endpoint to the DMA controller bus. In addition, it requires a preceding process to program the endpoint type, the endpoint maximum packet size, and the direction of the endpoint.

When setting the Endpoint Index register (address: 022Ch), the endpoint buffer of the selected endpoint is directed to the internal CPU bus for the PIO access. Therefore, it is required to reconfigure the Endpoint Index register with endpoint number, which is not an endpoint number in use for the DMA transfer to avoid any confusion.

#### 10.1.1.4 Starting DMA

Dynamically assign the DMA Transfer Counter register (address: 0234h) for each DMA transfer.

The transfer will end once transfer counter reaches zero. Bit DMA\_XFER\_OK in the DMA Interrupt Reason register (address: 0250h) will be asserted to indicate that the DMA transfer has successfully stopped. If the transfer counter is larger than the burst counter, the DC\_DREQ signal will drop at the end of each burst transfer. DC\_DREQ will reassert at the beginning of each burst. For a 32-bit DMA transfer, the minimum burst length is 4 bytes. This means that the burst length is only one DMA cycle. Therefore, DC\_DREQ and DC\_DACK will toggle by each DMA cycle. For a 16-bit DMA transfer, the minimum burst length is 2 bytes.

Setting bit GDMA read or GDMA write in the DMA Command register (address: 0230h) will start the DMA transfer.

**Remark:** DACK and CS\_N should not be active at the same time.

#### 10.1.1.5 DMA stop and interrupt handling

The DMA transfer will either successfully be completed or terminated, which can be identified by reading the status in the DcInterrupt register (address: 0218h) and DMA Interrupt Reason register (address: 0250h).

If bit DMA\_XFER\_OK in the DMA Interrupt Reason register is asserted, it means that the transfer counter has reached zero and the DMA transfer is successfully stopped.

If bit INT\_EOT in the DMA Interrupt Reason register is set, it indicates that a short or empty packet is received. This means that DMA transfer terminated. Normally, for an OUT transfer, it means that remote host wishes to terminate the DMA transfer.

If both bits DMA\_XFER\_OK and INT\_EOT are set, it means that the transfer counter reached zero and the last packet of the transfer is a short packet. Therefore, the DMA transfer is successfully stopped.

Setting bit GDMA Stop in the DMA Command register (address: 0230h) will force the DMA to stop and bit GDMA\_STOP in the DMA Interrupt Reason register (address: 0250h) will be set to indicate this event.

Setting bit Reset DMA in the DMA Command register (address: 0230h) will force the DMA to stop and initialize the DMA core to its power-on reset state.

## 10.2 Endpoint description

Each USB peripheral is logically composed of several independent endpoints. An endpoint acts as a terminus of a communication flow between the USB host and the USB peripheral. At design time, each endpoint is assigned a unique endpoint identifier; see [Table 96](#). The combination of the peripheral address (given by the host during enumeration), the endpoint number, and the transfer direction allows each endpoint to be uniquely referenced.

The peripheral controller has 8 kB of internal FIFO memory, which is shared among the enabled USB endpoints. The two control endpoints are fixed 64 bytes long. Any of the seven IN and seven OUT endpoints can separately be enabled or disabled. The endpoint type (interrupt, isochronous or bulk) and packet size of these endpoints can individually be configured, depending on the requirements of the application. Optional double buffering increases the data throughput of these data endpoints.

**Table 96. Endpoint access and programmability**

Endpoint identifier	Maximum packet size	Double buffering	Endpoint type	Direction
EP0SETUP	8 bytes (fixed)	no	set-up token	OUT
EP0RX	64 bytes (fixed)	no	control OUT	OUT
EP0TX	64 bytes (fixed)	no	control IN	IN
EP1RX	programmable	yes	programmable	OUT
EP1TX	programmable	yes	programmable	IN
EP2RX	programmable	yes	programmable	OUT
EP2TX	programmable	yes	programmable	IN
EP3RX	programmable	yes	programmable	OUT
EP3TX	programmable	yes	programmable	IN
EP4RX	programmable	yes	programmable	OUT
EP4TX	programmable	yes	programmable	IN
EP5RX	programmable	yes	programmable	OUT
EP5TX	programmable	yes	programmable	IN
EP6RX	programmable	yes	programmable	OUT
EP6TX	programmable	yes	programmable	IN
EP7RX	programmable	yes	programmable	OUT
EP7TX	programmable	yes	programmable	IN

### 10.3 Peripheral controller-specific registers

**Table 97. Peripheral controller-specific register overview**

Address	Register	Reset value	References
<b>Initialization registers</b>			
0200h	Address	00h	<a href="#">Section 10.3.1</a>
020Ch	Mode	0000h	<a href="#">Section 10.3.2</a>
0210h	Interrupt Configuration	FCh	<a href="#">Section 10.3.3</a>
0212h	Debug	0008h	<a href="#">Section 10.3.4</a>
0214h	DcInterruptEnable	0000 0000h	<a href="#">Section 10.3.5</a>
0300h	HW Mode Control	0000 0000h	<a href="#">Section 8.3.1</a>
0374h	OTG Control	0000 0086h	<a href="#">Section 9.5.2.1</a>
<b>Data flow registers</b>			
022Ch	Endpoint Index	20h	<a href="#">Section 10.4.1</a>
0228h	Control Function	00h	<a href="#">Section 10.4.2</a>
0220h	Data Port	0000 0000h	<a href="#">Section 10.4.3</a>
021Ch	Buffer Length	0000h	<a href="#">Section 10.4.4</a>
021Eh	DcBufferStatus	00h	<a href="#">Section 10.4.5</a>
0204h	Endpoint MaxPacketSize	0000h	<a href="#">Section 10.4.6</a>
0208h	Endpoint Type	0000h	<a href="#">Section 10.4.7</a>
<b>DMA registers</b>			
0230h	DMA Command	FFh	<a href="#">Section 10.5.2</a>
0234h	DMA Transfer Counter	0000 0000h	<a href="#">Section 10.5.3</a>
0238h	DcDMAConfiguration	0001h	<a href="#">Section 10.5.4</a>
023Ch	DMA Hardware	04h	<a href="#">Section 10.5.5</a>
0250h	DMA Interrupt Reason	0000h	<a href="#">Section 10.5.6</a>
0254h	DMA Interrupt Enable	0000h	<a href="#">Section 10.5.7</a>
0258h	DMA Endpoint	00h	<a href="#">Section 10.5.8</a>
0264h	DMA Burst Counter	0004h	<a href="#">Section 10.5.9</a>
<b>General registers</b>			
0218h	DcInterrupt	0000 0000h	<a href="#">Section 10.6.1</a>
0270h	DcChipID	0001 1582h	<a href="#">Section 10.6.2</a>
0274h	Frame Number	0000h	<a href="#">Section 10.6.3</a>
0278h	DcScratch	0000h	<a href="#">Section 10.6.4</a>
027Ch	Unlock Device	0000h	<a href="#">Section 10.6.5</a>
0280h	Interrupt Pulse Width	001Eh	<a href="#">Section 10.6.6</a>
0284h	Test Mode	00h	<a href="#">Section 10.6.7</a>

#### 10.3.1 Address register

This register sets the USB assigned address and enables the USB peripheral. [Table 98](#) shows the bit allocation of the register.

The DEVADDR[6:0] bits will be cleared whenever a bus reset, a power-on reset or a soft reset occurs. The DEVEN bit will be cleared whenever a power-on reset or a soft reset occurs, and will remain unchanged on a bus reset.

In response to standard USB request SET\_ADDRESS, firmware must write the (enabled) peripheral address to the Address register, followed by sending an empty packet to the host. The **new** peripheral address is activated when the peripheral receives acknowledgment from the host for the empty packet token.

**Table 98. Address register (address 0200h) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	DEVEN	DEVADDR[6:0]						
Reset	0	0	0	0	0	0	0	0
Bus reset	unchanged	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 99. Address register (address 0200h) bit description**

Bit	Symbol	Description
7	DEVEN	<b>Device Enable:</b> Logic 1 enables the device. The device will not respond to the host, unless this bit is set.
6 to 0	DEVADDR[6:0]	<b>Device Address:</b> This field specifies the USB device peripheral.

### 10.3.2 Mode register

This register consists of 2 bytes (bit allocation: see [Table 100](#)).

The Mode register controls resume, suspend and wake-up behavior, interrupt activity, soft reset and clock signals.

**Table 100. Mode register (address 020Ch) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>						DMACKLON	VBUSSTAT
Reset	0	0	0	0	0	0	0	0 <sup>[2]</sup>
Bus reset	0	0	0	0	0	0	0	0 <sup>[2]</sup>
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	CLKAON	SNDRSU	GOSUSP	SFRESET	GLINTENA	WKUPCS	reserved <sup>[1]</sup>	
Reset	0	0	0	0	0	0	0	0
Bus reset	unchanged	0	0	0	unchanged	0	unchanged	unchanged
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

[2] The value depends on the status of the V<sub>BUS</sub> pin.

Table 101. Mode register (address 020Ch) bit description

Bit	Symbol	Description
15 to 10	-	reserved
9	DMACLKON	<b>DMA Clock On:</b> 1 — Supply clock to the DMA circuit. 0 — Power saving mode. The DMA circuit will stop completely to save power.
8	VBUSSTAT	<b>V<sub>BUS</sub> Status:</b> This bit reflects the V <sub>BUS</sub> pin status. When implementing a pure host or peripheral, the OTG_DISABLE bit in the OTG Control register (374h) must be set to logic 1 so that the VBUSSTAT bit is updated with the correct value.
7	CLKAON	<b>Clock Always On:</b> 1 — Enable the Clock-Always-On feature 0 — Disable the Clock-Always-On feature When the Clock-Always-On feature is disabled, a GOSUSP event can stop the clock. The clock is stopped after a delay of approximately 2 ms. Therefore, the peripheral controller will consume less power. If the Clock-Always-On feature is enabled, clocks are always running and the GOSUSP event is unable to stop the clock while the peripheral controller enters the suspend state.
6	SNDRSU	<b>Send Resume:</b> Writing logic 1, followed by logic 0 will generate an upstream resume signal of 10 ms duration, after a 5 ms delay.
5	GOSUSP	<b>Go Suspend:</b> Writing logic 1, followed by logic 0 will activate suspend mode.
4	SFRESET	<b>Soft Reset:</b> Writing logic 1, followed by logic 0 will enable a software-initiated reset to the SAF1761. A soft reset is similar to a hardware-initiated reset using the RESET_N pin.
3	GLINTENA	<b>Global Interrupt Enable:</b> Logic 1 enables all interrupts. Individual interrupts can be masked by clearing the corresponding bits in the DcInterruptEnable register. When this bit is not set, an unmasked interrupt will not generate an interrupt trigger on the interrupt pin. If the global interrupt, however, is enabled while there is any pending unmasked interrupt, an interrupt signal will immediately be generated on the interrupt pin. If the interrupt is set to pulse mode, the interrupt events that were generated before the global interrupt is enabled may be dropped.
2	WKUPCS	<b>Wake up on Chip Select:</b> Logic 1 enables wake-up through a valid register read on the SAF1761. A read will invoke the chip clock to restart. A write to the register before the clock is stable may cause malfunctioning.
1 to 0	-	reserved

### 10.3.3 Interrupt Configuration register

This 1 byte register determines the behavior and polarity of the INT output. The bit allocation is shown in [Table 102](#). When the USB SIE receives or generates an ACK, NAK or NYET, it will generate interrupts depending on three Debug mode fields.

**CDBGMOD[1:0]** — Interrupts for the control endpoint 0

**DDBGMODIN[1:0]** — Interrupts for the DATA IN endpoints 1 to 7

**DDBGMODOUT[1:0]** — Interrupts for the DATA OUT endpoints 1 to 7

The Debug mode settings for CDBGMOD, DDBGMODIN and DDBGMODOUT allow you to individually configure when the SAF1761 sends an interrupt to the external microprocessor. [Table 104](#) lists the available combinations.

Bit INTPOL controls the signal polarity of the INT output: active HIGH or LOW, rising or falling edge. For level-triggering, bit INTLVL must be made logic 0. By setting INTLVL to logic 1, an interrupt will generate a pulse of 60 ns (edge-triggering).

**Table 102. Interrupt Configuration register (address 0210h) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	CDBGMOD[1:0]		DDBGMODIN[1:0]		DDBGMODOUT[1:0]		INTLVL	INTPOL
Reset	1	1	1	1	1	1	0	0
Bus reset	1	1	1	1	1	1	unchanged	unchanged
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 103. Interrupt Configuration register (address 0210h) bit description**

Bit	Symbol	Description
7 to 6	CDBGMOD[1:0]	<b>Control 0 Debug Mode:</b> For values, see <a href="#">Table 104</a>
5 to 4	DDBGMODIN[1:0]	<b>Data Debug Mode IN:</b> For values, see <a href="#">Table 104</a>
3 to 2	DDBGMODOUT[1:0]	<b>Data Debug Mode OUT:</b> For values, see <a href="#">Table 104</a>
1	INTLVL	<b>Interrupt Level:</b> Selects signaling mode on output INT: 0 = level; 1 = pulsed. In pulsed mode, an interrupt produces a 60 ns pulse. Bus reset value: unchanged.
0	INTPOL	<b>Interrupt Polarity:</b> Selects the signal polarity on output INT: 0 = active LOW; 1 = active HIGH. Bus reset value: unchanged.

**Table 104. Debug mode settings**

Value	CDBGMOD	DDBGMODIN	DDBGMODOUT
00h	interrupt on all ACK and NAK	interrupt on all ACK and NAK	interrupt on all ACK, NYET and NAK
01h	interrupt on all ACK	interrupt on ACK	interrupt on ACK and NYET
1Xh	interrupt on all ACK and first NAK <sup>[1]</sup>	interrupt on all ACK and first NAK <sup>[1]</sup>	interrupt on all ACK, NYET and first NAK <sup>[1]</sup>

[1] First NAK: The first NAK on an IN or OUT token after a previous ACK response.

### 10.3.4 Debug register

This register can be accessed using address 0212h in 16-bit bus access mode or using the upper-two bytes of the Interrupt Configuration register in 32-bit bus access mode. For the bit allocation, see [Table 105](#).

**Table 105. Debug register (address 0212h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>							DEBUG
Reset	0	0	0	0	1	0	0	0
Bus reset	0	0	0	0	1	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.



Table 106. Debug register (address 0212h) bit allocation

Bit	Symbol	Description
15 to 1	-	reserved
0	DEBUG	Always set this bit to logic 0 in both 16-bit and 32-bit accesses.

### 10.3.5 DcInterruptEnable register

This register enables or disables individual interrupt sources. The interrupt for each endpoint can individually be controlled through the associated IEPnRX or IEPnTX bits, here n represents the endpoint number. All interrupts can globally be disabled through bit GLINTENA in the Mode register (see [Table 100](#)).

An interrupt is generated when the USB SIE receives or generates an ACK or NAK on the USB bus. The interrupt generation depends on Debug mode settings of bit fields CDBGMOD[1:0], DDBGMODIN[1:0] and DDBGMODOUT[1:0]. All data IN transactions use the Transmit buffers (TX) that are handled by DDBGMODIN bits. All data OUT transactions go through the Receive buffers (RX) that are handled by DDBGMODOUT bits. Transactions on control endpoint 0 (IN, OUT and SETUP) are handled by CDBGMOD bits.

Interrupts caused by events on the USB bus (SOF, suspend, resume, bus reset, set up and high-speed status) can also be individually controlled. A bus reset disables all enabled interrupts, except bit IEBRST (bus reset) that remains unchanged.

The DcInterruptEnable register consists of 4 bytes. The bit allocation is given in [Table 107](#).

Table 107. DcInterruptEnable - Device Controller Interrupt Enable register (address 0214h) bit allocation

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>						IEP7TX	IEP7RX
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	IEP6TX	IEP6RX	IEP5TX	IEP5RX	IEP4TX	IEP4RX	IEP3TX	IEP3RX
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	IEP2TX	IEP2RX	IEP1TX	IEP1RX	IEP0TX	IEP0RX	reserved <sup>[1]</sup>	IEP0SETUP
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	IEVBUS	IEDMA	IEHS_STA	IERESM	IESUSP	IEPSOF	IESOF	IEBRST
Reset	0	0	0	0	0	0	0	1
Bus reset	0	0	0	0	0	0	0	unchanged
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 108. DcInterruptEnable - Device Controller Interrupt Enable register (address 0214h) bit description**

Bit	Symbol	Description
31 to 26	-	reserved
25	EP7TX	logic 1 enables interrupt from the indicated endpoint
24	EP7RX	logic 1 enables interrupt from the indicated endpoint
23	EP6TX	logic 1 enables interrupt from the indicated endpoint
22	EP6RX	logic 1 enables interrupt from the indicated endpoint
21	EP5TX	logic 1 enables interrupt from the indicated endpoint
20	EP5RX	logic 1 enables interrupt from the indicated endpoint
19	EP4TX	logic 1 enables interrupt from the indicated endpoint
18	EP4RX	logic 1 enables interrupt from the indicated endpoint
17	EP3TX	logic 1 enables interrupt from the indicated endpoint
16	EP3RX	logic 1 enables interrupt from the indicated endpoint
15	EP2TX	logic 1 enables interrupt from the indicated endpoint
14	EP2RX	logic 1 enables interrupt from the indicated endpoint
13	EP1TX	logic 1 enables interrupt from the indicated endpoint
12	IEP1RX	logic 1 enables interrupt from the indicated endpoint
11	IEP0TX	logic 1 enables interrupt from the control IN endpoint 0
10	IEP0RX	logic 1 enables interrupt from the control OUT endpoint 0
9	-	reserved
8	IEP0SETUP	logic 1 enables interrupt for the set-up data received on endpoint 0
7	IEVBUS	logic 1 enables interrupt for $V_{BUS}$ sensing
6	IEDMA	logic 1 enables interrupt on detecting a DMA status change
5	IEHS_STA	logic 1 enables interrupt on detecting a high-speed status change
4	IERESM	logic 1 enables interrupt on detecting a resume state
3	IESUSP	logic 1 enables interrupt on detecting a suspend state
2	IEPSOF	logic 1 enables interrupt on detecting a pseudo SOF
1	IESOF	logic 1 enables interrupt on detecting an SOF
0	IEBRST	logic 1 enables interrupt on detecting a bus reset

## 10.4 Data flow registers

### 10.4.1 Endpoint Index register

The Endpoint Index register selects a target endpoint for register access by the microcontroller. The register consists of 1 byte, and the bit allocation is shown in [Table 109](#).

The following registers are indexed:

- Buffer Length
- DcBufferStatus
- Control Function
- Data Port
- Endpoint MaxPacketSize
- Endpoint Type

For example, to access the OUT data buffer of endpoint 1 using the Data Port register, the Endpoint Index register must be written first with 02h.

**Remark:** The Endpoint Index register and the DMA Endpoint register must not point to the same endpoint, irrespective of IN and OUT.

**Table 109. Endpoint Index register (address 022Ch) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>		EPOSETUP	ENDPIDX[3:0]				DIR
Reset	0	0	1	0	0	0	0	0
Bus reset	0	0	unchanged	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 110. Endpoint Index register (address 022Ch) bit description**

Bit	Symbol	Description
7 to 6	-	reserved
5	EPOSETUP	<b>Endpoint 0 Set up:</b> Selects the SETUP buffer for endpoint 0. <b>0</b> — Data buffer <b>1</b> — SETUP buffer Must be logic 0 for access to endpoints other than set-up token buffer.
4 to 1	ENDPIDX[3:0]	<b>Endpoint Index:</b> Selects the target endpoint for register access of buffer length, buffer status, control function, data port, endpoint type and MaxPacketSize.
0	DIR	<b>Direction bit:</b> Sets the target endpoint as IN or OUT. <b>0</b> — Target endpoint refers to OUT (RX) FIFO <b>1</b> — Target endpoint refers to IN (TX) FIFO

Table 111. Addressing of endpoint buffers

Buffer name	EP0SETUP	ENDPIDX	DIR
SETUP	1	00h	0
Control OUT	0	00h	0
Control IN	0	00h	1
Data OUT	0	0Xh	0
Data IN	0	0Xh	1

### 10.4.2 Control Function register

The Control Function register performs the buffer management on endpoints. It consists of 1 byte, and the bit configuration is given in [Table 112](#). The register bits can stall, clear or validate any enabled data endpoint. Before accessing this register, the Endpoint Index register must first be written to specify the target endpoint.

Table 112. Control Function register (address 0228h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>			CLBUF	VENDP	DSEN	STATUS	STALL
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

Table 113. Control Function register (address 0228h) bit description

Bit	Symbol	Description
7 to 5	-	reserved
4	CLBUF	<p><b>Clear Buffer:</b> Logic 1 clears the TX or RX buffer of the indexed endpoint. The TX or RX buffer is automatically cleared once the endpoint is completely read. This bit is set only when it is necessary to forcefully clear the buffer.</p> <p><b>Remark:</b> If using double buffer, to clear both the buffers issue the CLBUF command two times.</p>
3	VENDP	<p><b>Validate Endpoint:</b> Logic 1 validates data in the TX FIFO of an IN endpoint for sending on the next IN token. In general, the endpoint is automatically validated when its FIFO byte count has reached the endpoint MaxPacketSize. This bit is set only when it is necessary to validate the endpoint with the FIFO byte count that is below the Endpoint MaxPacketSize.</p>
2	DSEN	<p><b>Data Stage Enable:</b> This bit controls the response of the SAF1761 to a control transfer. After the completion of the set-up stage, firmware must determine whether a data stage is required. For control OUT, firmware will set this bit and the SAF1761 goes into the data stage. Otherwise, the SAF1761 will NAK the data stage transfer. For control IN, firmware will set this bit before writing data to the TX FIFO and validate the endpoint. If no data stage is required, firmware can immediately set the STATUS bit after the set-up stage.</p> <p><b>Remark:</b> The DSEN bit is cleared once the OUT token is acknowledged by the device and the IN token is acknowledged by the PC host. This bit cannot be read back and reading this bit will return logic 0.</p>

Table 113. Control Function register (address 0228h) bit description ...continued

Bit	Symbol	Description
1	STATUS	<p><b>Status Acknowledge:</b> Only applicable for control IN and OUT.</p> <p>This bit controls the generation of ACK or NAK during the status stage of a SETUP transfer. It is automatically cleared when the status stage is completed and a SETUP token is received. No interrupt signal will be generated.</p> <p><b>0</b> — Sends NAK</p> <p><b>1</b> — Sends an empty packet following the IN token (peripheral-to-host) or ACK following the OUT token (host-to-peripheral)</p> <p><b>Remark:</b> The STATUS bit is cleared to zero once the zero-length packet is acknowledged by the device or the PC host.</p> <p><b>Remark:</b> Data transfers preceding the status stage must first be fully completed before the STATUS bit can be set.</p>
0	STALL	<p><b>Stall Endpoint:</b> Logic 1 stalls the indexed endpoint. This bit is not applicable for isochronous transfers.</p> <p><b>Remark:</b> Stalling a data endpoint will confuse the Data Toggle bit about the stalled endpoint because the internal logic picks up from where it is stalled. Therefore, the Data Toggle bit must be reset by disabling and re-enabling the corresponding endpoint (by setting bit ENABLE to logic 0, followed by logic 1 in the Endpoint Type register) to reset the PID.</p>

### 10.4.3 Data Port register

This register provides direct access for a microcontroller to the FIFO of the indexed endpoint.

**Peripheral to host (IN endpoint):** After each write, an internal counter is automatically incremented, by two in 16-bit mode and four in 32-bit mode, to the next location in the TX FIFO. When all bytes have been written (FIFO byte count = endpoint MaxPacketSize), the buffer is automatically validated. The data packet will then be sent on the next IN token. Whenever required, the Control Function register (bit VENDP) can validate the endpoint whose byte count is less than MaxPacketSize.

**Remark:** The buffer can automatically be validated using the Buffer Length register.

**Host to peripheral (OUT endpoint):** After each read, an internal counter is automatically decremented, by two in 16-bit mode and four in 32-bit mode, to the next location in the RX FIFO. When all bytes have been read, the buffer contents are automatically cleared. A new data packet can then be received on the next OUT token. Buffer contents can also be cleared through the Control Function register (bit CLBUF), whenever it is necessary to forcefully clear contents.

The Data Port register description when the SAF1761 is in 32-bit mode is given in [Table 114](#).

Table 114. Data Port register (address 0220h) bit description

Bit	Symbol	Access	Value	Description
31 to 0	DATAPORT [31:0]	R/W	0000 0000h	<b>Data Port:</b> A 500 ns delay starting from the reception of the endpoint interrupt may be required for the first read from the data port.

The Data Port register description when the SAF1761 is in 16-bit mode is given in [Table 115](#).

Table 115. Data Port register (address 0220h) bit description

Bit	Symbol	Access	Value	Description
15 to 0	DATAPORT [15:0]	R/W	0000 0000h	<b>Data Port:</b> A 500 ns delay starting from the reception of the endpoint interrupt may be required for the first read from the data port.

#### 10.4.4 Buffer Length register

This register determines the current packet size (DATACOUNT) of the indexed endpoint FIFO. The bit description is given in [Table 116](#).

The Buffer Length register is automatically loaded with the FIFO size, when the Endpoint MaxPacketSize register is written (see [Table 120](#)). A smaller value can be written when required. After a bus reset, the Buffer Length register is made zero.

**IN endpoint:** When the data transfer is performed in multiples of MaxPacketSize, the Buffer Length register is not significant. This register is useful only when transferring data that is not a multiple of MaxPacketSize. The following two examples demonstrate the significance of the Buffer Length register.

Example 1: Consider that the transfer size is 512 bytes and the MaxPacketSize is programmed as 64 bytes, the Buffer Length register need not be filled. This is because the transfer size is a multiple of MaxPacketSize, and MaxPacketSize packets will be automatically validated because the last packet is also of MaxPacketSize.

Example 2: Consider that the transfer size is 510 bytes and the MaxPacketSize is programmed as 64 bytes, the Buffer Length register should be filled with 62 bytes just before the microcontroller writes the last packet of 62 bytes. This ensures that the last packet, which is a short packet of 62 bytes, is automatically validated.

Use the VENDP bit in the Control register if you are not using the Buffer Length register.

This is applicable only to PIO mode access.

**OUT endpoint:** The DATACOUNT value is automatically initialized to the number of data bytes sent by the host on each ACK.

**Remark:** When using a 16-bit microprocessor bus, the last byte of an odd-sized packet is output as the lower byte (LSByte).

Table 116. Buffer Length register (address 021Ch) bit description

Bit	Symbol	Access	Value	Description
15 to 0	DATACOUNT [15:0]	R/W	0000h	<b>Data Count:</b> Determines the current packet size of the indexed endpoint FIFO.

#### 10.4.5 DcBufferStatus register

This register is accessed using an index. The endpoint index must first be set before accessing this register for the corresponding endpoint. It reflects the status of the endpoint FIFO. [Table 117](#) shows the bit allocation of the DcBufferStatus register.

**Remark:** This register is not applicable to the control endpoint.

**Remark:** For the endpoint IN data transfer, firmware must ensure a 200 ns delay between writing of the data packet and reading the DcBufferStatus register. For the endpoint OUT data transfer, firmware must also ensure a 200 ns delay between the reception of the endpoint interrupt and reading the DcBufferStatus register.

**Table 117. DcBufferStatus - Device Controller Buffer Status register (address 021Eh) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>						BUF1	BUF0
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R

[1] The reserved bits should always be written with the reset value.

**Table 118. DcBufferStatus - Device Controller Buffer Status register (address 021Eh) bit description**

Bit	Symbol	Description
7 to 2	-	reserved
1 to 0	BUF[1:0]	<b>Buffer:</b> <b>00</b> — The buffers are not filled. <b>01</b> — One of the buffers is filled. <b>10</b> — One of the buffers is filled. <b>11</b> — Both buffers are filled.

#### 10.4.6 Endpoint MaxPacketSize register

This register determines the maximum packet size for all endpoints, except set-up buffer, control IN and control OUT. The register contains 2 bytes, and the bit allocation is given in [Table 119](#).

Each time the register is written, the Buffer Length register of the corresponding endpoint is re-initialized to the FFOSZ field value. NTRANS bits control the number of transactions allowed in a single microframe for high-speed isochronous and interrupt endpoints only.

**Table 119. Endpoint MaxPacketSize register (address 0204h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>			NTRANS[1:0]		FFOSZ[10:8]		
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	FFOSZ[7:0]							
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

Table 120. Endpoint MaxPacketSize register (address 0204h) bit description

Bit	Symbol	Description
15 to 13	-	reserved
12 to 11	NTRANS[1:0]	<p><b>Number of Transactions:</b> High-Speed (HS) mode only.</p> <p><b>00</b> — One packet per microframe</p> <p><b>01</b> — Two packets per microframe</p> <p><b>10</b> — Three packets per microframe</p> <p><b>11</b> — reserved</p> <p>These bits are applicable only for isochronous or interrupt transactions.</p>
10 to 0	FFOSZ[10:0]	<b>FIFO Size:</b> Sets the FIFO size, in bytes, for the indexed endpoint. Applies to both high-speed and full-speed operations.

The SAF1761 supports all the transfers given in [Ref. 1 “Universal Serial Bus Specification Rev. 2.0”](#).

Each programmable FIFO can be independently configured using its Endpoint MaxPacketSize register (R/W: 04h), but the total physical size of all enabled endpoints (IN plus OUT), including set-up token buffer, control IN and control OUT, must not exceed 8192 bytes.

#### 10.4.7 Endpoint Type register

This register sets the endpoint type of the indexed endpoint: isochronous, bulk or interrupt. It also serves to enable the endpoint and configure it for double buffering. Automatic generation of an empty packet for a zero-length TX buffer can be disabled using bit NOEMPKT. The register contains 2 bytes. See [Table 121](#).

Table 121. Endpoint Type register (address 0208h) bit allocation

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>			NOEMPKT	ENABLE	DBLBUF	ENDPTYP[1:0]	
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.



Table 122. Endpoint Type register (address 0208h) bit description

Bit	Symbol	Description
15 to 5	-	reserved
4	NOEMPKT	<b>No Empty Packet:</b> Logic 0 causes the SAF1761 to return a null length packet for the IN token after the DMA IN transfer is complete. Set to logic 1 to disable the generation of the null length packet.
3	ENABLE	<b>Endpoint Enable:</b> Logic 1 enables the FIFO of the indexed endpoint. The memory size is allocated as specified in the Endpoint MaxPacketSize register. Logic 0 disables the FIFO. <b>Remark:</b> Stalling a data endpoint will confuse the Data Toggle bit on the stalled endpoint because the internal logic picks up from where it has stalled. Therefore, the Data Toggle bit must be reset by disabling and re-enabling the corresponding endpoint (by setting bit ENABLE to logic 0, followed by logic 1 in the Endpoint Type register) to reset the PID.
2	DBLBUF	<b>Double Buffering:</b> Logic 1 enables double buffering for the indexed endpoint. Logic 0 disables double buffering.
1 to 0	ENDPTYP[1:0]	<b>Endpoint Type:</b> These bits select the endpoint type as follows. <b>00</b> — Not used <b>01</b> — Isochronous <b>10</b> — Bulk <b>11</b> — Interrupt

## 10.5 DMA registers

The Generic DMA (GDMA) transfer can be done by writing the proper opcode in the DMA Command register. The control bits are given in [Table 123](#).

### 10.5.1 GDMA read or write (opcode = 00h/01h) for Generic DMA slave mode

The GDMA (slave) can operate in counter mode. RD\_N and WR\_N are DMA data strobe signals. These signals are also used as data strobe signals during the PIO access. An internal multiplex will redirect these signals to the DMA Controller for the DMA transfer or to registers for the PIO access.

In counter mode, the DIS\_XFER\_CNT bit in the DcDMAConfiguration register must be set to logic 0. The DMA Transfer Counter register must be programmed before any DMA command is issued. The DMA transfer counter is set by writing from the LSByte to the MSByte (address: 234h to 237h). The DMA transfer count is internally updated only after the MSByte is written. Once the DMA transfer is started, the transfer counter starts decrementing and on reaching 0, the DMA\_XFER\_OK bit is set and an interrupt is generated by the SAF1761.

The DMA transfer starts once the DMA command is issued. Any of the following three ways will terminate this DMA transfer:

- Detecting an internal EOT (short packet on an OUT token)
- Resetting the DMA
- GDMA stop command

There are two interrupts that are programmable to differentiate the method of DMA termination: the INT\_EOT and DMA\_XFER\_OK bits in the DMA Interrupt Reason register. For details, see [Table 135](#).

Table 123. Control bits for GDMA read or write (opcode = 00h/01h)

Control bits	Description	Reference
<b>Mode register</b>		
DMACKON	Set DMACKON to logic 1	<a href="#">Table 101</a>
<b>DcDMAConfiguration register</b>		
MODE[1:0]	Determines the active read or write data strobe signals	<a href="#">Table 130</a>
WIDTH	Selects the DMA bus width: 16-bit or 32-bit	
DIS_XFER_CNT	Disables the use of the DMA Transfer Counter	
<b>DMA Hardware register</b>		
DMA_XFER_EN	Enables DMA transfer	<a href="#">Table 132</a>
DACK_POL, DREQ_POL	Select the polarity of the DMA handshake signals	

**Remark:** The DMA bus defaults to 3-state, until a DMA command is executed. All the other control signals are not 3-state.

### 10.5.2 DMA Command register

The DMA Command register is a 1-byte register (for bit allocation, see [Table 124](#)) that initiates all DMA transfer activities on the DMA controller. The register is write-only; reading it will return FFh.

**Remark:** The DMA bus will be in 3-state until a DMA command is executed.

Table 124. DMA Command register (address 0230h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	DMA_CMD[7:0]							
Reset	1	1	1	1	1	1	1	1
Bus reset	1	1	1	1	1	1	1	1
Access	W	W	W	W	W	W	W	W

Table 125. DMA Command register (address 0230h) bit description

Bit	Symbol	Description
7 to 0	DMA_CMD[7:0]	DMA command code; see <a href="#">Table 126</a> .

Table 126. DMA commands

Code	Name	Description
00h	GDMA Read	<b>Generic DMA IN token transfer:</b> Data is transferred from the external DMA bus to the internal buffer.
01h	GDMA Write	<b>Generic DMA OUT token transfer:</b> Data is transferred from the internal buffer to the external DMA bus.
02h to 0Dh	-	reserved
0Eh	Validate Buffer	<b>Validate Buffer (for debugging only):</b> Request from the microcontroller to validate the endpoint buffer, following a DMA-to-USB data transfer.

Table 126. DMA commands ...continued

Code	Name	Description
0Fh	Clear Buffer	<b>Clear Buffer:</b> Request from the microcontroller to clear the endpoint buffer, after a DMA-to-USB data transfer. Logic 1 clears the TX buffer of the indexed endpoint; the RX buffer is not affected. The TX buffer is automatically cleared once data is sent on the USB bus. This bit is set only when it is necessary to forcefully clear the buffer. <b>Remark:</b> If using double buffer, to clear both the buffers issue the Clear Buffer command two times, that is, set and clear this bit two times.
10h	-	reserved
11h	Reset DMA	<b>Reset DMA:</b> Initializes the DMA core to its power-on reset state. <b>Remark:</b> When the DMA core is reset during the Reset DMA command, the DREQ, DACK, RD_N and WR_N handshake pins will temporarily be asserted. This can confuse the external DMA controller. To prevent this, start the external DMA controller <b>only after</b> the DMA reset.
12h	-	reserved
13h	GDMA Stop	<b>GDMA stop:</b> This command stops the GDMA data transfer. Any data in the OUT endpoint that is not transferred by the DMA will remain in the buffer. The FIFO data for the IN endpoint will be written to the endpoint buffer. An interrupt bit will be set to indicate that the DMA Stop command is complete.
14h to FFh	-	reserved

### 10.5.3 DMA Transfer Counter register

This 4 bytes register sets up the total byte count for a DMA transfer (DMACR). It indicates the remaining number of bytes left for transfer. The bit allocation is given in [Table 127](#).

**For IN endpoint** — Because there is a FIFO in the SAF1761 DMA controller, some data may remain in the FIFO during the DMA transfer. The maximum FIFO size is 8 bytes, and the maximum delay time for the data to be shifted to endpoint buffer is 60 ns.

**For OUT endpoint** — Data will not be cleared for the endpoint buffer, until all the data has been read from the DMA FIFO.

Table 127. DMA Transfer Counter register (address 0234h) bit allocation

Bit	31	30	29	28	27	26	25	24
<b>Symbol</b>	DMACR4 = DMACR[31:24]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Bus reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
<b>Symbol</b>	DMACR3 = DMACR[23:16]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Bus reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
<b>Symbol</b>	DMACR2 = DMACR[15:8]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Bus reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	7	6	5	4	3	2	1	0
Symbol	DMACR1 = DMACR[7:0]							
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 128. DMA Transfer Counter register (address 0234h) bit description

Bit	Symbol	Description
31 to 24	DMACR4, DMACR[31:24]	<b>DMA Counter 4:</b> DMA transfer counter byte 4
23 to 16	DMACR3, DMACR[23:16]	<b>DMA Counter 3:</b> DMA transfer counter byte 3
15 to 8	DMACR2, DMACR[15:8]	<b>DMA Counter 2:</b> DMA transfer counter byte 2
7 to 0	DMACR1, DMACR[7:0]	<b>DMA Counter 1:</b> DMA transfer counter byte 1

### 10.5.4 DcDMAConfiguration register

This register defines the DMA configuration for GDMA mode. The DcDMAConfiguration register consists of 2 bytes. The bit allocation is given in [Table 129](#).

Table 129. DcDMAConfiguration - Device Controller Direct Memory Access Configuration register (address 0238h) bit allocation

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	DIS_XFER_CNT	reserved <sup>[1]</sup>			MODE[1:0]		reserved	WIDTH
Reset	0	0	0	0	0	0	0	1
Bus reset	0	0	0	0	0	0	0	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

Table 130. DcDMAConfiguration - Device Controller Direct Memory Access Configuration register (address 0238h) bit description

Bit	Symbol	Description
15 to 8	-	reserved
7	DIS_XFER_CNT	<b>Disable Transfer Counter:</b> Write logic 0 to perform DMA operation. Logic 1 disables the DMA transfer counter (see <a href="#">Table 127</a> ).
6 to 4	-	reserved

**Table 130. DcDMAConfiguration - Device Controller Direct Memory Access Configuration register (address 0238h) bit description ...continued**

Bit	Symbol	Description
3 to 2	MODE[1:0]	<b>Mode:</b> <b>00</b> — WR_N slave strobes data from the DMA bus into the SAF1761; RD_N slave puts data from the SAF1761 on the DMA bus <b>01, 10, 11</b> — reserved
1	-	reserved
0	WIDTH	<b>Width:</b> This bit selects the DMA bus width for GDMA. <b>0</b> — 32-bit data bus <b>1</b> — 16-bit data bus

### 10.5.5 DMA Hardware register

The DMA Hardware register consists of 1 byte. The bit allocation is shown in [Table 131](#).

This register determines the polarity of bus control signals (DACK and DREQ).

**Table 131. DMA Hardware register (address 023Ch) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>		DMA_XFER_EN	reserved <sup>[1]</sup>	DACK_POL	DREQ_POL	reserved <sup>[1]</sup>	
Reset	0	0	0	0	0	1	0	0
Bus reset	0	0	0	0	0	1	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 132. DMA Hardware register (address 023Ch) bit description**

Bit	Symbol	Description
7 to 6	-	reserved
5	DMA_XFER_EN	<b>DMA transfer enable:</b> Write logic 1 to enable DMA transfer. Logic 0 disables the DMA transfer.
4	-	reserved
3	DACK_POL	<b>DACK Polarity:</b> Selects the DMA acknowledgment polarity. <b>0</b> — DACK is active LOW <b>1</b> — DACK is active HIGH
2	DREQ_POL	<b>DREQ Polarity:</b> Selects the DMA request polarity. <b>0</b> — DREQ is active LOW <b>1</b> — DREQ is active HIGH
1 to 0	-	reserved

### 10.5.6 DMA Interrupt Reason register

This 2-byte register shows the source(s) of DMA interrupt. Each bit is refreshed after a DMA command is executed. An interrupt source is cleared by writing logic 1 to the corresponding bit. On detecting the interrupt, the external microprocessor must read the DMA Interrupt Reason register and mask it with the corresponding bits in the DMA Interrupt Enable register to determine the source of the interrupt.

The bit allocation is given in [Table 133](#).

**Table 133. DMA Interrupt Reason register (address 0250h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved			GDMA_STOP	reserved	INT_EOT	reserved <sup>[1]</sup>	DMA_XFER_OK
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 134. DMA Interrupt Reason register (address 0250h) bit description**

Bit	Symbol	Description
15 to 13	-	reserved
12	GDMA_STOP	<b>GDMA Stop:</b> When the GDMA_STOP command is issued to DMA Command registers, it means that the DMA transfer has successfully terminated.
11	-	reserved
10	INT_EOT	<b>Internal EOT:</b> Logic 1 indicates that an internal EOT is detected; see <a href="#">Table 135</a> .
9	-	reserved
8	DMA_XFER_OK	<b>DMA Transfer OK:</b> Logic 1 indicates that the DMA transfer has been completed, that is, DMA transfer counter has become zero.
7 to 0	-	reserved

**Table 135. Internal EOT-functional relation with the DMA\_XFER\_OK bit**

INT_EOT	DMA_XFER_OK	Description
1	0	During the DMA transfer, there is a premature termination with short packet.
1	1	DMA transfer is completed with a short packet and the DMA transfer counter has reached 0.
0	1	DMA transfer is completed without any short packet and the DMA transfer counter has reached 0.

### 10.5.7 DMA Interrupt Enable register

This 2 bytes register controls the interrupt generation of the source bits in the DMA Interrupt Reason register. The bit allocation is given in [Table 136](#). The bit description is given in [Table 134](#).

Logic 1 enables the interrupt generation. The values after a (bus) reset are logic 0 (disabled).

**Table 136. DMA Interrupt Enable register (address 0254h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>			IE_GDMA_STOP	reserved <sup>[1]</sup>	IE_INT_EOT	reserved <sup>[1]</sup>	IE_DMA_XFER_OK
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>							
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

### 10.5.8 DMA Endpoint register

This 1 byte register selects a USB endpoint FIFO as the source or destination for DMA transfers. The bit allocation is given in [Table 137](#).

**Table 137. DMA Endpoint register (address 0258h) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	reserved <sup>[1]</sup>				EPIDX[2:0]			DMADIR
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 138. DMA Endpoint register (address 0258h) bit description**

Bit	Symbol	Description
7 to 4	-	reserved
3 to 1	EPIDX[2:0]	Selects the indicated endpoint for DMA access
0	DMADIR	<b>DMA Direction:</b> <b>0</b> — Selects the RX/OUT FIFO for DMA write transfers <b>1</b> — Selects the TX/IN FIFO for DMA read transfers

The DMA Endpoint register must not reference the endpoint that is indexed by the Endpoint Index register (022Ch) at any time. Doing so will result in data corruption. Therefore, if the DMA Endpoint register is unused, point it to an unused endpoint. If the DMA Endpoint register, however, is pointed to an active endpoint, the firmware must not reference the same endpoint on the Endpoint Index register.

## 10.5.9 DMA Burst Counter register

The bit allocation of the register is given in [Table 139](#).

**Table 139. DMA Burst Counter register (address 0264h) bit allocation**

Bit	15	14	13	12	11	10	9	8
Symbol	reserved <sup>[1]</sup>			BURSTCOUNTER[12:8]				
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	BURSTCOUNTER[7:0]							
Reset	0	0	0	0	0	1	0	0
Bus reset	0	0	0	0	0	1	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

**Table 140. DMA Burst Counter register (address 0264h) bit description**

Bit	Symbol	Description
15 to 13	-	reserved
12 to 0	BURST COUNTER[12:0]	<p><b>Burst Counter:</b> This register defines the burst length. The counter must be programmed to be a multiple of two in 16-bit mode and four in 32-bit mode.</p> <p>The value of the burst counter must be programmed so that the buffer counter is a factor of the burst counter. In 16-bit mode, DREQ will drop at every DMA read or write cycle when the burst counter equals 2. In 32-bit mode, DREQ will drop at every DMA read or write cycle when the burst counter equals 4.</p>

## 10.6 General registers

### 10.6.1 DcInterrupt register

The DcInterrupt register consists of 4 bytes. The bit allocation is given in [Table 141](#).

When a bit is set in the DcInterrupt register, it indicates that the hardware condition for an interrupt has occurred. When the DcInterrupt register content is non-zero, the INT output will be asserted. On detecting the interrupt, the external microprocessor must read the DcInterrupt register to determine the source of the interrupt.

Each endpoint buffer has a dedicated interrupt bit (EPnTX, EPnRX). In addition, various bus states can generate an interrupt: resume, suspend, pseudo SOF, SOF and bus reset. The DMA controller has only one interrupt bit: the source for a DMA interrupt is shown in the DMA Interrupt Reason register.

Each interrupt bit can individually be cleared by writing logic 1. The DMA Interrupt bit can be cleared by writing logic 1 to the related interrupt source bit in the DMA Interrupt Reason register and writing logic 1 to the DMA bit of the DcInterrupt register.



Table 141. DcInterrupt - Device Controller Interrupt register (address 0218h) bit allocation

Bit	31	30	29	28	27	26	25	24
Symbol	reserved <sup>[1]</sup>						EP7TX	EP7RX
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Symbol	EP6TX	EP6RX	EP5TX	EP5RX	EP4TX	EP4RX	EP3TX	EP3RX
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Symbol	EP2TX	EP2RX	EP1TX	EP1RX	EP0TX	EP0RX	reserved <sup>[1]</sup>	EP0SETUP
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	VBUS	DMA	HS_STAT	RESUME	SUSP	PSOF	SOF	BRESET
Reset	0	0	0	0	0	0	0	0
Bus reset	0	0	0	0	0	0	0	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

Table 142. DcInterrupt - Device Controller Interrupt register (address 0218h) bit description

Bit	Symbol	Description
31 to 26	-	reserved
25	EP7TX	logic 1 indicates the endpoint 7 TX buffer as interrupt source
24	EP7RX	logic 1 indicates the endpoint 7 RX buffer as interrupt source
23	EP6TX	logic 1 indicates the endpoint 6 TX buffer as interrupt source
22	EP6RX	logic 1 indicates the endpoint 6 RX buffer as interrupt source
21	EP5TX	logic 1 indicates the endpoint 5 TX buffer as interrupt source
20	EP5RX	logic 1 indicates the endpoint 5 RX buffer as interrupt source
19	EP4TX	logic 1 indicates the endpoint 4 TX buffer as interrupt source
18	EP4RX	logic 1 indicates the endpoint 4 RX buffer as interrupt source
17	EP3TX	logic 1 indicates the endpoint 3 TX buffer as interrupt source
16	EP3RX	logic 1 indicates the endpoint 3 RX buffer as interrupt source
15	EP2TX	logic 1 indicates the endpoint 2 TX buffer as interrupt source
14	EP2RX	logic 1 indicates the endpoint 2 RX buffer as interrupt source
13	EP1TX	logic 1 indicates the endpoint 1 TX buffer as interrupt source
12	EP1RX	logic 1 indicates the endpoint 1 RX buffer as interrupt source
11	EP0TX	logic 1 indicates the endpoint 0 data TX buffer as interrupt source
10	EP0RX	logic 1 indicates the endpoint 0 data RX buffer as interrupt source

**Table 142. DcInterrupt - Device Controller Interrupt register (address 0218h) bit description ...continued**

Bit	Symbol	Description
9	-	reserved
8	EPOSETUP	logic 1 indicates that a SETUP token was received on endpoint 0
7	VBUS	Logic 1 indicates a transition from LOW to HIGH on V <sub>BUS</sub> . When implementing a pure host or peripheral, the OTG_DISABLE bit in the OTG Control register (374h) must be set to logic 1 so that the VBUS bit is updated with the correct value.
6	DMA	<b>DMA status:</b> Logic 1 indicates a change in the DMA Interrupt Reason register.
5	HS_STAT	<b>High-Speed Status:</b> Logic 1 indicates a change from full-speed to high-speed mode (HS connection). This bit is not set when the system goes into the full-speed suspend.
4	RESUME	<b>Resume status:</b> Logic 1 indicates that a status change from suspend to resume (active) was detected.
3	SUSP	<b>Suspend status:</b> Logic 1 indicates that a status change from active to suspend was detected on the bus.
2	PSOF	<b>Pseudo SOF interrupt:</b> Logic 1 indicates that a pseudo SOF or μSOF was received. Pseudo SOF is an internally generated clock signal (full-speed: 1 ms period, high-speed: 125 μs period) that is not synchronized to the USB bus SOF or μSOF.
1	SOF	<b>SOF interrupt:</b> Logic 1 indicates that a SOF or μSOF was received.
0	BRESET	<b>Bus Reset:</b> Logic 1 indicates that a USB bus reset was detected.

### 10.6.2 DcChipID register

This read-only register contains the chip identification and hardware version numbers. The firmware must check this information to determine functions and features supported. The register contains 3 bytes, and the bit allocation is shown in [Table 143](#).

**Table 143. DcChipID - Device Controller Chip Identifier register (address 0270h) bit description**

Bit	Symbol	Access	Value	Description
31 to 0	CHIPID[31:0]	R	0001 1582h	<b>Chip ID:</b> This registers represents the hardware version number (0001h) and the chip ID (1582h) for the peripheral controller.

### 10.6.3 Frame Number register

This read-only register contains the frame number of the last successfully received Start-Of-Frame (SOF). The register contains 2 bytes, and the bit allocation is given in [Table 144](#).

**Table 144. Frame Number register (address 0274h) bit allocation**

Bit	15	14	13	12	11	10	9	8
<b>Symbol</b>	reserved		MICROSOF[2:0]			SOFR[10:8]		
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Bus reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0
<b>Symbol</b>	SOFR[7:0]							
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Bus reset</b>	0	0	0	0	0	0	0	0
<b>Access</b>	R	R	R	R	R	R	R	R

Table 145. Frame Number register (address 0274h) bit description

Bit	Symbol	Description
15 to 14	-	reserved
13 to 11	MICROSOF[2:0]	microframe number
10 to 0	SOFR[10:0]	frame number

### 10.6.4 DcScratch register

This 16-bit register can be used by the firmware to save and restore information. For example, the device status before it enters the suspend state; see [Table 146](#).

Table 146. DcScratch - Device Controller Scratch register (address 0278h) bit allocation

Bit	15	14	13	12	11	10	9	8
Symbol	SFIRH[7:0]							
Reset	0	0	0	0	0	0	0	0
Bus reset	unchanged							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	SFIRL[7:0]							
Reset	0	0	0	0	0	0	0	0
Bus reset	unchanged							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 147. DcScratch - Device Controller Scratch register (address 0278h) bit description

Bit	Symbol	Description
15 to 8	SFIRH[7:0]	Scratch firmware information register (higher byte)
7 to 0	SFIRL[7:0]	Scratch firmware information register (lower byte)

### 10.6.5 Unlock Device register

To protect registers from getting corrupted when the SAF1761 goes into suspend, the write operation is disabled. In this case, when the chip resumes, the Unlock Device command must first be issued to this register before attempting to write to the rest of the registers. This is done by writing unlock code (AA37h) to this register. The bit allocation of the Unlock Device register is given in [Table 148](#).

Table 148. Unlock Device register (address 027Ch) bit allocation

Bit	15	14	13	12	11	10	9	8
Symbol	ULCODE[15:8] = AAh							
Reset	not applicable							
Bus reset	not applicable							
Access	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0
Symbol	ULCODE[7:0] = 37h							
Reset	not applicable							
Bus reset	not applicable							
Access	W	W	W	W	W	W	W	W

Table 149. Unlock Device register (address 027Ch) bit description

Bit	Symbol	Description
15 to 0	ULCODE[15:0]	<b>Unlock Code:</b> Writing data AA37h unlocks internal registers and FIFOs for writing, following a resume.

### 10.6.6 Interrupt Pulse Width register

[Table 150](#) shows the bit description of the register.

Table 150. Interrupt Pulse Width register (address 0280h) bit description

Bit	Symbol	Access	Value	Description
15 to 0	INTR_PULSE_WIDTH[15:0]	R/W	001Eh	<b>Interrupt Pulse Width:</b> The interrupt signal pulse width is configurable while it is in pulse signaling mode. The minimum pulse width is 3.33 ns when this register is set to logic 1. The power-on reset value of 1Eh allows a pulse of 1 $\mu$ s to be generated.

### 10.6.7 Test Mode register

This 1 byte register allows the firmware to set the DP and DM pins to predetermined states for testing purposes. The bit allocation is given in [Table 151](#).

**Remark:** Only one bit can be set to logic 1 at a time.

Table 151. Test Mode register (address 0284h) bit allocation

Bit	7	6	5	4	3	2	1	0
<b>Symbol</b>	FORCEHS	reserved <sup>[1]</sup>		FORCEFS	PRBS	KSTATE	JSTATE	SE0_NAK
<b>Reset</b>	0	0	0	0	0	0	0	0
<b>Bus reset</b>	unchanged	0	0	unchanged	0	0	0	0
<b>Access</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] The reserved bits should always be written with the reset value.

Table 152. Test Mode register (address 0284h) bit description

Bit	Symbol	Description
7	FORCEHS	<b>Force High-Speed:</b> Logic 1 <sup>[1]</sup> forces the hardware to high-speed mode only and disables the chirp detection logic.
6 to 5	-	reserved.
4	FORCEFS	<b>Force Full-Speed:</b> Logic 1 <sup>[1]</sup> forces the physical layer to full-speed mode only and disables the chirp detection logic.
3	PRBS	Logic 1 <sup>[2]</sup> sets pins DP and DM to toggle in a predetermined random pattern.
2	KSTATE	<b>K State:</b> Writing logic 1 <sup>[2]</sup> sets the DP and DM pins to the K state.
1	JSTATE	<b>J State:</b> Writing logic 1 <sup>[2]</sup> sets the DP and DM pins to the J state.
0	SE0_NAK	<b>SE0 NAK:</b> Writing logic 1 <sup>[2]</sup> sets pins DP and DM to a high-speed quiescent state. The device only responds to a valid high-speed IN token with a NAK.

[1] Either FORCEHS or FORCEFS must be set at a time.

[2] Of the four bits, PRBS, KSTATE, JSTATE and SE0\_NAK, only one bit must be set at a time.

## 11. Power consumption

Table 153. Power consumption, typical values

Number of ports working	I <sub>CC</sub>
<b>One port working (high-speed)</b>	
V <sub>CC(5V0)</sub> = 5.0 V, V <sub>CC(I/O)</sub> = 3.3 V	90 mA
V <sub>CC(5V0)</sub> = 3.3 V, V <sub>CC(I/O)</sub> = 3.3 V	77 mA
V <sub>CC(5V0)</sub> = 5.0 V, V <sub>CC(I/O)</sub> = 1.8 V	82 mA
V <sub>CC(5V0)</sub> = 3.3 V, V <sub>CC(I/O)</sub> = 1.8 V	77 mA
<b>Two ports working (high-speed)</b>	
V <sub>CC(5V0)</sub> = 5.0 V, V <sub>CC(I/O)</sub> = 3.3 V	110 mA
V <sub>CC(5V0)</sub> = 3.3 V, V <sub>CC(I/O)</sub> = 3.3 V	97 mA
V <sub>CC(5V0)</sub> = 5.0 V, V <sub>CC(I/O)</sub> = 1.8 V	102 mA
V <sub>CC(5V0)</sub> = 3.3 V, V <sub>CC(I/O)</sub> = 1.8 V	97 mA
<b>Three ports working (high-speed)</b>	
V <sub>CC(5V0)</sub> = 5.0 V, V <sub>CC(I/O)</sub> = 3.3 V	130 mA
V <sub>CC(5V0)</sub> = 3.3 V, V <sub>CC(I/O)</sub> = 3.3 V	117 mA
V <sub>CC(5V0)</sub> = 5.0 V, V <sub>CC(I/O)</sub> = 1.8 V	122 mA
V <sub>CC(5V0)</sub> = 3.3 V, V <sub>CC(I/O)</sub> = 1.8 V	117 mA

The idle operating current, I<sub>CC</sub>, that is, when the SAF1761 is in operational mode, initialized and without any devices connected, is 70 mA. The additional current consumption on I<sub>CC</sub> is below 1 mA per port in the case of full-speed and low-speed devices.

Deep-sleep suspend mode ensures the lowest power consumption when V<sub>CC(5V0)</sub> is always supplied to the SAF1761. In this case, the suspend current, I<sub>CC(susp)</sub>, is typically about 150 μA at ambient temperature of +25 °C. The suspend current may increase if the ambient temperature increases.

In hybrid mode, when V<sub>CC(5V0)</sub> is disconnected I<sub>CC(I/O)</sub> will generally be below 100 μA. The average value is 60 μA to 70 μA.

Under the condition of constant read and write accesses occurring on the 32-bit data bus, the maximum I<sub>CC(I/O)</sub> drawn from V<sub>CC(I/O)</sub> is measured as 25 mA, when the NXP SAF1761 evaluation board is connected to a BSQUARE PXA255 development platform. This current will vary depending on the platform because of the different access timing, the type of data patterns written on the data bus, and loading on the data bus.

## 12. Limiting values

**Table 154. Limiting values**
*In accordance with the Absolute Maximum Rating System (IEC 60134).*

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(I/O)}$	input/output supply voltage		-0.5	+4.6	V
$V_{CC(5V0)}$	supply voltage (5.0 V)		-0.5	+5.6	V
$V_{CC(C\_IN)}$	charge pump supply voltage		-	+4.6	V
$V_{ESD}$	electrostatic discharge voltage	human body model	[1]		V
		pin 123, 124, 125, 126	-1750	+1750	V
		all other pins	-2000	+2000	V
		charge device model	[2]		
		corner pins	-750	+750	V
		all other pins	-500	+500	V
$T_{stg}$	storage temperature		-40	+125	°C

[1] Class 2 according to JEDEC JESD22-A114.

[2] Class III following JEDEC JESD22-C101.

## 13. Recommended operating conditions

**Table 155. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC(I/O)}$	input/output supply voltage	$V_{CC(I/O)} = 3.3$ V	3.0	3.3	3.6	V
		$V_{CC(I/O)} = 1.8$ V	1.65	1.8	1.95	V
$V_{CC(5V0)}$	supply voltage (5.0 V)		3	-	5.5	V
$V_{CC(C\_IN)}$	charge pump supply voltage		3.15	-	3.6	V
$T_{amb}$	ambient temperature		-40	-	+85	°C
$T_j$	junction temperature		-40	-	+125	°C
$I_{CC(susp)}$	suspend supply current	$V_{CC(5V0)} = 3.3$ V	[1]			
		$T_{amb} = 25$ °C	-	150	-	µA
		$T_{amb} = 40$ °C	-	300	-	µA
		$T_{amb} = 85$ °C	-	1	-	mA

[1] Deep-sleep suspend current.

## 14. Static characteristics

**Table 156. Static characteristics: digital pins**

All digital pins<sup>[1]</sup>, except pins ID, PSW1\_N, PSW2\_N, PSW3\_N and BAT\_ON\_N.  
 $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b><math>V_{CC(I/O)} = 1.65\text{ V to }1.95\text{ V}</math></b>						
$V_{IH}$	HIGH-level input voltage		1.2	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.4	V
$V_{hys}$	hysteresis voltage		0.4	-	0.7	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = 3\text{ mA}$	-	-	$0.22 \times V_{CC(I/O)}$	V
$V_{OH}$	HIGH-level output voltage		$0.8 \times V_{CC(I/O)}$	-	-	V
$I_{LI}$	input leakage current	$V_I = 0\text{ V to }V_{CC(I/O)}$	-	-	1	$\mu\text{A}$
$C_{in}$	input capacitance		-	2.75	-	pF
<b><math>V_{CC(I/O)} = 3.0\text{ V to }3.6\text{ V}</math></b>						
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
$V_{hys}$	hysteresis voltage		0.4	-	0.7	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = 3\text{ mA}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage		2.4	-	-	V
$I_{LI}$	input leakage current	$V_I = 0\text{ V to }V_{CC(I/O)}$	-	-	1	$\mu\text{A}$
$C_{in}$	input capacitance		-	2.75	-	pF

[1] Includes pins OC1\_N/V<sub>BUS</sub>, OC2\_N and OC3\_N when used as digital overcurrent pins.

**Table 157. Static characteristics: pins PSW1\_N, PSW2\_N and PSW3\_N**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{OL}$	LOW-level output voltage	$I_{OL} = 8\text{ mA}$ ; pull-up to $V_{CC(5V0)}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage	pull-up to $V_{CC(I/O)}$	-	$V_{CC(I/O)}$	-	V

**Table 158. Static characteristics: POR**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{trip(H)}$	HIGH-level trip voltage		1.0	1.2	1.4	V
$V_{trip(L)}$	LOW-level trip voltage		0.95	1.1	1.3	V
$t_{PORP}$	internal POR pulse width	after REG1V8 > $V_{trip(H)}$	200	-	-	ns

**Table 159. Static characteristics: pin REF5V**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IH}$	HIGH-level input voltage		-	5	-	V

**Table 160. Static characteristics: USB interface block (pins DM1 to DM3 and DP1 to DP3)**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Input levels for high-speed</b>						
V <sub>HSSQ</sub>	high-speed squelch detection threshold voltage (differential signal amplitude)	squelch detected	-	-	100	mV
		no squelch detected	150	-	-	mV
V <sub>HSDSC</sub>	high-speed disconnect detection threshold voltage (differential signal amplitude)	disconnect detected	625	-	-	mV
		disconnect not detected	-	-	525	mV
V <sub>HSCM</sub>	high-speed data signaling common mode voltage range (guideline for receiver)		-50	-	+500	mV
<b>Output levels for high-speed</b>						
V <sub>HSOI</sub>	high-speed idle level voltage		-10	-	+10	mV
V <sub>HSHO</sub>	high-speed data signaling HIGH-level voltage		360	-	440	mV
V <sub>HSOL</sub>	high-speed data signaling LOW-level voltage		-10	-	+10	mV
V <sub>CHIRPJ</sub>	chirp J level (differential voltage)		[1] 700	-	1100	mV
V <sub>CHIRPK</sub>	chirp K level (differential voltage)		[1] -900	-	-500	mV
<b>Input levels for full-speed and low-speed</b>						
V <sub>IH</sub>	HIGH-level input voltage	drive	2.0	-	-	V
V <sub>IHZ</sub>	HIGH-level input voltage (floating) for low-/full-speed		2.7	-	3.6	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.8	V
V <sub>DI</sub>	differential input sensitivity voltage	V <sub>DP</sub> - V <sub>DM</sub>	0.2	-	-	V
V <sub>CM</sub>	differential common mode voltage range		0.8	-	2.5	V
<b>Output levels for full-speed and low-speed</b>						
V <sub>OH</sub>	HIGH-level output voltage		2.8	-	3.6	V
V <sub>OL</sub>	LOW-level output voltage		0	-	0.3	V
V <sub>OSE1</sub>	SE1 output voltage		0.8	-	-	V
V <sub>CRS</sub>	output signal crossover voltage		1.3	-	2.0	V

[1] The HS termination resistor is disabled, and the pull-up resistor is connected. Only during reset, when both the hub and the device are capable of the high-speed operation.



**Table 161. Static characteristics: V<sub>BUS</sub> comparators**

$V_{CC(VO)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min <sup>[1]</sup>	Typ	Max <sup>[2]</sup>	Unit
V <sub>A_VBUS_VLD</sub>	A-device V <sub>BUS</sub> valid voltage		4.4	4.5	4.6	V
V <sub>B_SESS_VLD</sub>	B-device session valid voltage	for A-device and B-device	0.8	1.6	2.0	V
V <sub>hys(B_SESS_VLD)</sub>	B-device session valid hysteresis voltage		70	150	210	mV
V <sub>B_SESS_END</sub>	B-device session end voltage		0.2	0.5	0.8	V

[1] Minimum trigger voltage at extreme low temperature (−40 °C).

[2] Minimum trigger voltage at extreme high temperature (+85 °C).

**Table 162. Static characteristics: V<sub>BUS</sub> resistors**

$V_{CC(VO)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R <sub>UP(VBUS)</sub>	pull-up resistance on pin V <sub>BUS</sub>	connect to REG3V3 when VBUS_CHRG = 1	281	680	-	Ω
R <sub>DN(VBUS)</sub>	pull-down resistance on pin V <sub>BUS</sub>	connect to ground when VBUS_DISCHRG = 1	656	800	-	Ω
R <sub>I(idle)(VBUS)(A)</sub>	idle input resistance on pin V <sub>BUS</sub> (A-device)	ID pin LOW	40	58.5	100	kΩ
R <sub>I(idle)(VBUS)(B)</sub>	idle input resistance on pin V <sub>BUS</sub> (B-device)	ID pin HIGH	-	197	280	kΩ

## 15. Dynamic characteristics

**Table 163. Dynamic characteristics: system clock timing**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Crystal oscillator</b>						
$f_{clk}$	clock frequency	crystal	[1][2] -	12	-	MHz
		oscillator	[2] -	12	-	MHz
<b>External clock input</b>						
$t_J$	external clock jitter		-	-	500	ps
$\delta$	clock duty cycle		-	50	-	%
$V_{i(XTAL1)}$	input voltage on pin XTAL1		-	$V_{CC(I/O)}$	-	V
$t_r$	rise time		-	-	3	ns
$t_f$	fall time		-	-	3	ns

[1] Recommended values for external capacitors when using a crystal are 22 pF to 27 pF.

[2] Recommended accuracy of the clock frequency is  $50 \times 10^{-6}$  for the crystal and oscillator. The oscillator used depends on  $V_{CC(I/O)}$ .

**Table 164. Dynamic characteristics: CPU interface block**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SR	slew rate	standard load (rise, fall)	1	-	4	V/ns

**Table 165. Dynamic characteristics: high-speed source electrical characteristics**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Driver characteristics</b>						
$t_{HSR}$	rise time (10 % to 90 %)		500	-	-	ps
$t_{HSF}$	fall time (10 % to 90 %)		500	-	-	ps
$Z_{HSDRV}$	driver output impedance (which also serves as high-speed termination)	includes the $R_S$ resistor	40.5	45	49.5	$\Omega$
<b>Clock timing</b>						
$t_{HSDRAT}$	high-speed data rate		479.76	-	480.24	Mbit/s
$t_{HSFRAM}$	microframe interval		124.9375	-	125.0625	$\mu\text{s}$
$t_{HSRFI}$	consecutive microframe interval difference		1	-	8.33	ns

**Table 166. Dynamic characteristics: full-speed source electrical characteristics**


$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Driver characteristics</b>						
$t_{FR}$	rise time	$C_L = 50\text{ pF}$ ; 10 % to 90 % of $ V_{OH} - V_{OL} $	4	-	20	ns
$t_{FF}$	fall time	$C_L = 50\text{ pF}$ ; 90 % to 10 % of $ V_{OH} - V_{OL} $	4	-	20	ns
$t_{FRFM}$	differential rise and fall time matching		90	-	111.1	%
<b>Data timing: see Figure 16</b>						
$t_{FDEOP}$	source jitter for differential transition to SE0 transition	full-speed timing	-2	-	+5	ns
$t_{FEOPT}$	source SE0 interval of EOP		160	-	175	ns
$t_{FEOPR}$	receiver SE0 interval of EOP		82	-	-	ns
$t_{LDEOP}$	upstream facing port source jitter for differential transition to SE0 transition	low-speed timing	-40	-	+100	ns
$t_{LEOPT}$	source SE0 interval of EOP		1.25	-	1.5	$\mu\text{s}$
$t_{LEOPR}$	receiver SE0 interval of EOP		670	-	-	ns
$t_{FST}$	width of SE0 interval during differential transition		-	-	14	ns

**Table 167. Dynamic characteristics: low-speed source electrical characteristics**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Driver characteristics</b>						
$t_{LR}$	transition time: rise time		75	-	300	ns
$t_{LF}$	transition time: fall time		75	-	300	ns
$t_{LRFM}$	rise and fall time matching		90	-	125	%



**Fig 16. USB source differential data-to-EOP transition skew and EOP width**

15.1 Host timing

15.1.1 PIO timing

15.1.1.1 Register or memory write




Fig 17. Register or memory write

Table 168. Register or memory write

$T_{amb} = -40^{\circ}C$  to  $+85^{\circ}C$ ; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
<b><math>V_{CC(I/O)} = 1.65\text{ V to }1.95\text{ V}</math></b>				
$t_{h11}$	data hold after WR_N HIGH	2	-	ns
$t_{h21}$	CS_N hold after WR_N HIGH	1	-	ns
$t_{h31}$	address hold after WR_N HIGH	2	-	ns
$t_{w11}$	WR_N pulse width	17	-	ns
$t_{su11}$	data set-up time before WR_N HIGH	5	-	ns
$t_{su21}$	address set-up time before WR_N HIGH	5	-	ns
$t_{su31}$	CS_N set-up time before WR_N HIGH	5	-	ns
<b><math>V_{CC(I/O)} = 3.3\text{ V to }3.6\text{ V}</math></b>				
$t_{h11}$	data hold after WR_N HIGH	2	-	ns
$t_{h21}$	CS_N hold after WR_N HIGH	1	-	ns
$t_{h31}$	address hold after WR_N HIGH	2	-	ns
$t_{w11}$	WR_N pulse width	17	-	ns
$t_{su11}$	data set-up time before WR_N HIGH	5	-	ns
$t_{su21}$	address set-up time before WR_N HIGH	5	-	ns
$t_{su31}$	CS_N set-up time before WR_N HIGH	5	-	ns

15.1.1.2 Register read




Fig 18. Register read

Table 169. Register read

$T_{amb} = -40^{\circ}C$  to  $+85^{\circ}C$ ; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
<b><math>V_{CC(I/O)} = 1.65\text{ V to }1.95\text{ V}</math></b>				
$t_{su12}$	address set-up time before RD_N LOW	0	-	ns
$t_{su22}$	CS_N set-up time before RD_N LOW	0	-	ns
$t_{w12}$	RD_N pulse width	$> t_{d12}$	-	ns
$t_{d12}$	data valid time after RD_N LOW	-	35	ns
$t_{d22}$	data valid time after RD_N HIGH	-	1	ns
<b><math>V_{CC(I/O)} = 3.3\text{ V to }3.6\text{ V}</math></b>				
$t_{su12}$	address set-up time before RD_N LOW	0	-	ns
$t_{su22}$	CS_N set-up time before RD_N LOW	0	-	ns
$t_{w12}$	RD_N pulse width	$> t_{d12}$	-	ns
$t_{d12}$	data valid time after RD_N LOW	-	22	ns
$t_{d22}$	data valid time after RD_N HIGH	-	1	ns

15.1.1.3 Register access




Fig 19. Register access


**Table 170. Register access**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
$t_{WHRL}$	WR_N HIGH to RD_N LOW time	25 <sup>[1]</sup>	-	ns
$t_{RHRL}$	RD_N HIGH to RD_N LOW time	25 <sup>[1]</sup>	-	ns
$t_{RHWL}$	RD_N HIGH to WR_N LOW time	25	-	ns
$t_{WHWL}$	WR_N HIGH to WR_N LOW time	25 <sup>[1]</sup>	-	ns

[1] For EHCI operational registers, minimum value is 195 ns.

15.1.1.4 Memory read



**Fig 20. Memory read**

**Table 171. Memory read**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
<b><math>V_{CC(I/O)} = 1.65\text{ V}</math> to <math>1.95\text{ V}</math></b>				
$t_{p13}$	initial pre-fetch time	90	-	ns
$T_{cy13}$	memory RD_N cycle time	40	-	ns
$t_{d13}$	data valid time after RD_N LOW	-	31	ns
$t_{d23}$	data available time after RD_N HIGH	-	1	ns
$t_{w13}$	RD_N pulse width	32	-	ns
$t_{su13}$	CS_N set-up time before RD_N LOW	0	-	ns
$t_{su23}$	address set-up time before RD_N LOW	0	-	ns
<b><math>V_{CC(I/O)} = 3.3\text{ V}</math> to <math>3.6\text{ V}</math></b>				
$t_{p13}$	initial pre-fetch time	90	-	ns
$T_{cy13}$	memory RD_N cycle time	36	-	ns
$t_{d13}$	data valid time after RD_N LOW	-	20	ns
$t_{d23}$	data available time after RD_N HIGH	-	1	ns

**Table 171. Memory read ...continued**  
*T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.*


Symbol	Parameter	Min	Max	Unit
t <sub>w13</sub>	RD_N pulse width	21	-	ns
t <sub>su13</sub>	CS_N set-up time before RD_N LOW	0	-	ns
t <sub>su23</sub>	address set-up time before RD_N LOW	0	-	ns

**15.1.2 DMA timing**

In the following sections:

- Polarity of DACK is active HIGH
- Polarity of DREQ is active HIGH

**15.1.2.1 Single cycle: DMA read**



**Fig 21. DMA read (single cycle)**


**Table 172. DMA read (single cycle)**  
*T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.*

Symbol	Parameter	Min	Max	Unit
<b>V<sub>CC(I/O)</sub> = 1.65 V to 1.95 V</b>				
t <sub>a14</sub>	DACK assertion time after DREQ assertion	0	-	ns
t <sub>a24</sub>	RD_N assertion time after DACK assertion	0	-	ns
t <sub>d14</sub>	data valid time after RD_N assertion	-	24	ns
t <sub>w14</sub>	RD_N pulse width	> t <sub>d14</sub>	-	ns
t <sub>a34</sub>	DREQ de-assertion time after RD_N assertion	-	29	ns
t <sub>a44</sub>	DACK de-assertion to next DREQ assertion time	-	56	ns
t <sub>h14</sub>	data hold time after RD_N de-asserts	-	5	ns
<b>V<sub>CC(I/O)</sub> = 3.3 V to 3.6 V</b>				
t <sub>a14</sub>	DACK assertion time after DREQ assertion	0	-	ns
t <sub>a24</sub>	RD_N assertion time after DACK assertion	0	-	ns
t <sub>d14</sub>	data valid time after RD_N assertion	-	20	ns
t <sub>w14</sub>	RD_N pulse width	> t <sub>d14</sub>	-	ns

**Table 172. DMA read (single cycle) ...continued**  
*T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.*

Symbol	Parameter	Min	Max	Unit
t <sub>a34</sub>	DREQ de-assertion time after RD_N assertion	-	18	ns
t <sub>a44</sub>	DACK de-assertion to next DREQ assertion time	-	56	ns
t <sub>h14</sub>	data hold time after RD_N de-asserts	-	5	ns

15.1.2.2 Single cycle: DMA write



**Table 173. DMA write (single cycle)**  
*T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.*

Symbol	Parameter	Min	Max	Unit
<b>V<sub>CC(I/O)</sub> = 1.65 V to 1.95 V</b>				
t <sub>a15</sub>	DACK assertion time after DREQ assertion	0	-	ns
t <sub>a25</sub>	WR_N assertion time after DACK assertion	1	-	ns
t <sub>h15</sub>	data hold time after WR_N de-assertion	3	-	ns
t <sub>h25</sub>	DACK hold time after WR_N de-assertion	0	-	ns
t <sub>su15</sub>	data set-up time before WR_N de-assertion	5.5	-	ns
t <sub>a35</sub>	DREQ de-assertion time after WR_N assertion	-	28	ns
t <sub>cy15</sub>	last DACK strobe de-assertion to next DREQ assertion time	-	82	ns
t <sub>w15</sub>	WR_N pulse width	22	-	ns
<b>V<sub>CC(I/O)</sub> = 3.3 V to 3.6 V</b>				
t <sub>a15</sub>	DACK assertion time after DREQ assertion	0	-	ns
t <sub>a25</sub>	WR_N assertion time after DACK assertion	1	-	ns
t <sub>h15</sub>	data hold time after WR_N de-assertion	2	-	ns
t <sub>h25</sub>	DACK hold time after WR_N de-assertion	0	-	ns
t <sub>su15</sub>	data set-up time before WR_N de-assertion	5.5	-	ns
t <sub>a35</sub>	DREQ de-assertion time after WR_N assertion	-	16	ns
t <sub>cy15</sub>	last DACK strobe de-assertion to next DREQ assertion time	-	82	ns
t <sub>w15</sub>	WR_N pulse width	22	-	ns



15.1.2.3 Multi-cycle: DMA read




Table 174. DMA read (multi-cycle burst)

T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
<b>V<sub>CC(I/O)</sub> = 1.65 V to 1.95 V</b>				
t <sub>a16</sub>	DACK assertion after DREQ assertion time	0	-	ns
t <sub>a26</sub>	RD_N assertion after DACK assertion time	0	-	ns
t <sub>d16</sub>	data valid time after RD_N assertion	-	31	ns
t <sub>w16</sub>	RD_N pulse width	38	-	ns
T <sub>cy16</sub>	read-to-read cycle time	46	-	ns
t <sub>a36</sub>	DREQ de-assertion time after last burst RD_N de-assertion	-	30	ns
t <sub>a46</sub>	DACK de-assertion to next DREQ assertion time	-	82	ns
t <sub>h16</sub>	data hold time after RD_N de-asserts	-	5	ns
<b>V<sub>CC(I/O)</sub> = 3.3 V to 3.6 V</b>				
t <sub>a16</sub>	DACK assertion after DREQ assertion time	0	-	ns
t <sub>a26</sub>	RD_N assertion after DACK assertion time	0	-	ns
t <sub>d16</sub>	data valid time after RD_N assertion	-	16	ns
t <sub>w16</sub>	RD_N pulse width	17	-	ns
T <sub>cy16</sub>	read-to-read cycle time	38	-	ns
t <sub>a36</sub>	DREQ de-assertion time after last burst RD_N de-assertion	-	20	ns
t <sub>a46</sub>	DACK de-assertion to next DREQ assertion time	-	82	ns
t <sub>h16</sub>	data hold time after RD_N de-asserts	-	5	ns

15.1.2.4 Multi-cycle: DMA write




Fig 24. DMA write (multi-cycle burst)

Table 175. DMA write (multi-cycle burst)

$T_{amb} = -40^{\circ}C$  to  $+85^{\circ}C$ ; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
<b><math>V_{CC(I/O)} = 1.65\text{ V to }1.95\text{ V}</math></b>				
$T_{cy17}$	DMA write cycle time	51	-	ns
$t_{su17}$	data set-up time before WR_N de-assertion	5	-	ns
$t_{h17}$	data hold time after WR_N de-assertion	2	-	ns
$t_{a17}$	DACK assertion time after DREQ assertion	0	-	ns
$t_{a27}$	WR_N assertion time after DACK assertion	2	-	ns
$t_{a37}$	DREQ de-assertion time at last strobe (WR_N) assertion	-	28	ns
$t_{h27}$	DACK hold time after WR_N de-assertion	0	-	ns
$t_{a47}$	strobe de-assertion to next strobe assertion time	34	-	ns
$t_{w17}$	WR_N pulse width	17	-	ns
$t_{a57}$	DACK de-assertion to next DREQ assertion time	-	82	ns
<b><math>V_{CC(I/O)} = 3.3\text{ V to }3.6\text{ V}</math></b>				
$T_{cy17}$	DMA write cycle time	51	-	ns
$t_{su17}$	data set-up time before WR_N de-assertion	5	-	ns
$t_{h17}$	data hold time after WR_N de-assertion	2	-	ns
$t_{a17}$	DACK assertion time after DREQ assertion	0	-	ns
$t_{a27}$	WR_N assertion time after DACK assertion	1	-	ns
$t_{a37}$	DREQ de-assertion time at last strobe (WR_N) assertion	-	16	ns
$t_{h27}$	DACK hold time after WR_N de-assertion	0	-	ns
$t_{a47}$	strobe de-assertion to next strobe assertion time	34	-	ns
$t_{w17}$	WR_N pulse width	17	-	ns
$t_{a57}$	DACK de-assertion to next DREQ assertion time	-	82	ns

15.2 Peripheral timing

15.2.1 PIO timing

15.2.1.1 PIO register read or write




Fig 25. SAF1761 register access timing: separate address and data buses (8051 style)

Table 176. PIO register read or write


$T_{amb} = -40^{\circ}C$  to  $+85^{\circ}C$ ; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
<b><math>V_{CC(VO)} = 1.65\text{ V to }1.95\text{ V}</math></b>				
<b>Reading</b>				
$t_{w18}$	RD_N LOW pulse width	$> t_{d18}$	-	ns
$t_{su18}$	address set-up time before RD_N LOW	0	-	ns
$t_{h18}$	address hold time after RD_N HIGH	0	-	ns
$t_{d18}$	RD_N LOW to data valid delay	-	33	ns
$t_{d28}$	RD_N HIGH to data outputs 3-state delay	-	1	ns
$t_{d38}$	RD_N HIGH to CS_N HIGH delay	0	-	ns
$t_{d48}$	CS_N LOW to RD_N LOW delay	0	-	ns
<b>Writing</b>				
$t_{w28}$	WR_N LOW pulse width	15	-	ns
$t_{su28}$	address set-up time before WR_N LOW	0	-	ns
$t_{h28}$	address hold time after WR_N HIGH	0	-	ns
$t_{su38}$	data set-up time before WR_N HIGH	5	-	ns
$t_{h38}$	data hold time after WR_N HIGH	2	-	ns
$t_{d58}$	WR_N HIGH to CS_N HIGH delay	1	-	ns

**Table 176. PIO register read or write ...continued**  
*T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.*

Symbol	Parameter	Min	Max	Unit
t <sub>d68</sub>	CS_N LOW to WR_N LOW delay	0	-	ns
<b>V<sub>CC(VO)</sub> = 3.3 V to 3.6 V</b>				
<b>Reading</b>				
t <sub>w18</sub>	RD_N LOW pulse width	> t <sub>d18</sub>	-	ns
t <sub>su18</sub>	address set-up time before RD_N LOW	0	-	ns
t <sub>h18</sub>	address hold time after RD_N HIGH	0	-	ns
t <sub>d18</sub>	RD_N LOW to data valid delay	-	21	ns
t <sub>d28</sub>	RD_N HIGH to data outputs 3-state delay	0	1	ns
t <sub>d38</sub>	RD_N HIGH to CS_N HIGH delay	0	-	ns
t <sub>d48</sub>	CS_N LOW to RD_N LOW delay	0	-	ns
<b>Writing</b>				
t <sub>w28</sub>	WR_N LOW pulse width	15	-	ns
t <sub>su28</sub>	address set-up time before WR_N LOW	0	-	ns
t <sub>h28</sub>	address hold time after WR_N HIGH	1	-	ns
t <sub>su38</sub>	data set-up time before WR_N HIGH	5	-	ns
t <sub>h38</sub>	data hold time after WR_N HIGH	2	-	ns
t <sub>d58</sub>	WR_N HIGH to CS_N HIGH delay	1	-	ns
t <sub>d68</sub>	CS_N LOW to WR_N LOW delay	0	-	ns

15.2.1.2 PIO register access



**Table 177. Register access**  
*T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.*

Symbol	Parameter	Min	Max	Unit
t <sub>WHRL</sub>	WR_N HIGH to RD_N LOW time	86	-	ns
t <sub>RHWL</sub>	RD_N HIGH to WR_N LOW time	86	-	ns
t <sub>WHWL</sub>	WR_N HIGH to WR_N LOW time	86 <sup>[1]</sup>	-	ns
t <sub>RHRL</sub>	RD_N HIGH to RD_N LOW time	86 <sup>[1]</sup>	-	ns

[1] For the Data Port register, the minimum value is 25 ns.

15.2.2 DMA timing

15.2.2.1 DMA read or write




Fig 27. DMA read or write

Table 178. DMA read or write

T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Min	Max	Unit
<b>V<sub>CC(I/O)</sub> = 1.65 V to 1.95 V</b>				
T <sub>cy19</sub>	read or write cycle time	75	-	ns
t <sub>su19</sub>	DREQ set-up time before first DACK on	10	-	ns
t <sub>d19</sub>	DREQ on delay after last strobe off	33.33	-	ns
t <sub>h19</sub>	DREQ hold time after last strobe on	0	53	ns
t <sub>w19</sub>	RD_N/WR_N pulse width	40	600	ns
t <sub>w29</sub>	RD_N/WR_N recovery time	36	-	ns
t <sub>d29</sub>	read data valid delay after strobe on	-	30	ns
t <sub>h29</sub>	read data hold time after strobe off	-	5	ns
t <sub>h39</sub>	write data hold time after strobe off	1	-	ns
t <sub>su29</sub>	write data set-up time before strobe off	10	-	ns
t <sub>su39</sub>	DACK set-up time before RD_N/WR_N assertion	0	-	ns
t <sub>a19</sub>	DACK de-assertion after RD_N/WR_N de-assertion	3	-	ns
<b>V<sub>CC(I/O)</sub> = 3.3 V to 3.6 V</b>				
T <sub>cy19</sub>	read or write cycle time	75	-	ns
t <sub>su19</sub>	DREQ set-up time before first DACK on	10	-	ns
t <sub>d19</sub>	DREQ on delay after last strobe off	33.33	-	ns

**Table 178. DMA read or write ...continued***T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.*

Symbol	Parameter	Min	Max	Unit
t <sub>h19</sub>	DREQ hold time after last strobe on	0	53	ns
t <sub>w19</sub>	RD_N/WR_N pulse width	39	600	ns
t <sub>w29</sub>	RD_N/WR_N recovery time	36	-	ns
t <sub>d29</sub>	read data valid delay after strobe on	-	20	ns
t <sub>h29</sub>	read data hold time after strobe off	-	5	ns
t <sub>h39</sub>	write data hold time after strobe off	1	-	ns
t <sub>su29</sub>	write data set-up time before strobe off	10	-	ns
t <sub>su39</sub>	DACK set-up time before RD_N/WR_N assertion	0	-	ns
t <sub>a19</sub>	DACK de-assertion after RD_N/WR_N de-assertion	3	-	ns

16. Package outline

LQFP128: plastic low profile quad flat package; 128 leads; body 14 x 20 x 1.4 mm

SOT425-1




Fig 28. Package outline SOT425-1 (LQFP128)

## 17. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 17.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 17.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 17.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities



## 17.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 29](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 179](#) and [180](#)

**Table 179. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 180. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 29](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

## 18. Appendix

### 18.1 Errata added on 2009-04-20

#### 18.1.1 Problem description

When the SAF1761 is programmed to perform infinite retries on **Not Acknowledged (NAK) IN tokens**, the SAF1761 does not generate the retry IN tokens on its own. According to the SAF1761 data sheet, if register RL is programmed as zero, NakCnt is ignored. This means that irrespective of the value of NakCnt, the SAF1761 must retry indefinitely because there is no NakCnt to limit the number of retries for a NAK IN token. The SAF1761 hardware, however, does not retry the NAK IN token.

#### 18.1.2 Implication

After an IN token is seen on the USB bus and is NAK-ed by the downstream device, the SAF1761 will not perform any automatic retry. Instead an interrupt will be generated in the ATL\_IRQ bit of the HcInterrupt register (310h), and the software must refresh the IN token Proprietary Transfer Descriptor (PTD) for the retry to occur on the USB bus. This causes the software to constantly service this retry, unless the application instructs it to stop retrying.

#### 18.1.3 Workaround

##### 18.1.3.1 Software retry mechanism

Set program register RL = 1111b and NakCnt = 1111b. In this case, interrupt will be generated when NakCnt reaches zero and the software has to reload the transfer descriptor.

### 18.1.3.2 Hardware retry mechanism

Set program register RL = 0000b, NakCnt = 0000b and Cerr = 10b. In this case, interrupt will not be generated for NAKs and hardware will retry indefinitely, until the device responds with a data or an ACK.

## 18.2 Errata added on 2009-04-20

### 18.2.1 Problem description

When at least two USB devices are simultaneously running, it is observed that sometimes the INT corresponding to one of the USB devices stops occurring. This may be observed sometimes with USB-to-serial or USB-to-network devices.

The problem is not noticed when only USB mass storage devices are running.

### 18.2.2 Implication

This issue is because of the clearing of the respective **Done Map bit** on reading the ATL PTD Done Map register when an INT is generated by another PTD completion, but is not found set on that read access. In this situation, the respective Done Map bit will remain reset and no further INT will be asserted, so the data transfer corresponding to that USB device will stop.

### 18.2.3 Workaround


An **SOF INT** can be used instead of an **ATL INT** with polling on Done bits. A time-out can be implemented and if a certain Done bit is never set, verification of the PTD completion can be done by reading PTD contents (valid bit).

## 18.3 Errata added on 2009-04-20

### 18.3.1 Problem description

The **DMA Transfer Counter register** of the Peripheral Controller is decremented by 4 bytes or 2 bytes even when it sees a short packet, which is not a multiple of 4 bytes or 2 bytes. Because of the extra count decremented and written to the buffer, the buffer does not reflect the correct amount of data. The Peripheral Controller recognizes how many data bytes are received in either of these ways:

- **Option 1:** The host informs the peripheral about the number of bytes that will be transferred before sending the data bytes. The mass storage class supports this type of transfer. This option is properly handled even if the transfer counter is programmed in odd numbers.
- **Option 2:** The peripheral does not know beforehand how many bytes will be received. On receiving a short packet or a zero-length packet, the peripheral checks data bytes number from the USB chip DMA counter after DMA completion. An example is a printer application. The printing class supports this type of transfer; see [Figure 30](#).



During a **short packet transfer**, the counter will always be decremented by 4 bytes or 2 bytes, depending on the bus width setting although other operations are not affected. The problem occurs when sending the last byte. The Peripheral Controller DMA Transfer Counter register will still be decremented by 4 bytes or 2 bytes, depending on the settings of the bus width even though only 1 byte of data is sent. This may complicate the count and therefore, the count that exists in DMA will not be accurate.

### 18.3.2 Implication

The implication is serious in certain applications in which the empty packet or the short packet is considered as an error condition or termination of the transfer. For example, in certain printer class implementations, the empty packet is considered as an error condition and the Host Controller will try to send a command to rectify the error, which cannot be seen by the firmware. This is because the microcontroller has already set and enabled the DMA bit, activating the DMA transfer, and has also disabled endpoint interrupts to reduce overhead. Because of this, whatever the Host Controller sends for error recovery will not be seen and the system stops responding.

### 18.3.3 Workaround

None

## 18.4 Errata added on 2009-04-20

While the SAF1761 is resuming operations from **deep-sleep suspend**, the clock does not start again.

### 18.4.1 Problem description


When the SAF1761 is put into deep-sleep suspend mode, the chip can automatically wake up by any one of the following methods; suspend mode here means the host and the device are suspended and the clock is turned off (see [Figure 31](#)):


- When the SAF1761 Peripheral Controller is connected to the USB Host Controller
- Any access to the SAF1761 registers by the microprocessor or microcontroller
- When a device is connected to the downstream port of the SAF1761

- When an attached device, with the remote wake-up feature, initiates a resume on the USB bus
- If the HC\_SUSPEND/WAKEUP\_N and DC\_SUSPEND/WAKEUP\_N pins are pulled LOW to wake up from suspend.

With any one of the preceding events, the SAF1761 USB controller wakes-up from suspend and the clock starts functioning, and all functionalities work normally.

When the SAF1761 is suspended for the second time, the **clock stops** and the SAF1761 enters into deep sleep mode but it cannot be woken-up again by any of the preceding events. The clock is not getting started when the SAF1761 device gets connected to the Host Controller (see [Figure 32](#)). The device connection to the host causes the DC\_SUSPEND/WAKEUP\_N pin to go LOW, but the clock is not started. The clock never turns on and the SAF1761 can never be resumed from the suspended state.





### 18.4.2 Implication

For low-power applications, the SAF1761 can be put into the suspend state on both the Host Controller and Peripheral Controller sides. But to enter deep-sleep suspend mode, the clock must be turned off so that the current consumption can be reduced to less than 400  $\mu$ A. For such applications, this issue is serious because the SAF1761 can no longer be resumed, and the only way to recover is to remove and re-apply power to the chip.

### 18.4.3 Workaround

The problem can be worked around by connecting the **CLKIN pin to GNDD** (digital ground). At the system level, ensure that the  $V_{CC(5V0)}$  and  $V_{CC(I/O)}$  supplies are available at the same time to the SAF1761 (i.e. both  $V_{CC(5V0)}$  and  $V_{CC(I/O)}$  are connected to the same supply of 3.3 V). Alternatively,  $V_{CC(I/O)}$  can be available before  $V_{CC(5V0)}$ . Otherwise, this workaround will be ineffective.

## 18.5 Errata added on 2009-04-20

The value written to the **Endpoint Index** (022Ch) and **Control Function** (0228h) registers cannot be read-back correctly.

### 18.5.1 Problem description


If there is a RD\_N pulse, occurring in less than **60 ns** after WR\_N to the Endpoint Index or Control Function register, data corruption occurs, irrespective of the CS\_N signal. The data corruption problem occurs intermittently.

### 18.5.2 Implication

Moderate

### 18.5.3 Workaround

After performing a write access to the Endpoint Index or Control Function register, the RD\_N signal can only be asserted 60 ns after the WR\_N signal is de-asserted (see [Figure 33](#)).



## 18.6 Errata added on 2009-04-20

### 18.6.1 Problem description

When a low-speed or full-speed device is attached, after some time, the low-speed or full-speed device suddenly gets disconnected.

The following sequence is observed when the problem occurs:

- The hub class driver detects a change of port status on the problematic port (through the interrupt endpoint of the hub).
- When a Get Port Status command is sent to the problematic port, the **Port Enable** bit of the Port Status is cleared. This indicates that a port error has occurred. However, the current connection status still indicates that a device is present on the port.
- The hub driver sends a Port Reset command because of the clearing of the port enable bit. This causes the disconnection of the attached device and its reenumeration.
- Before the hub driver detects the port status change, all active transfers on the problematic port are halted.
- Low-speed or full-speed devices connected to other ports are not affected when the problem occurs.
- The problem occurs with low-speed or full-speed devices.
- When low-speed or full-speed devices are connected through a high-speed hub, the problem will not occur.
- During testing, it is observed that the problem always occurs on the port on which the device was last attached.

### 18.6.2 Implication

The implication will be serious if the device is getting disconnected during the data transfer.

### 18.6.3 Workaround

The software workaround will check if a port has suddenly been disabled (**Port Enable** bit cleared) when a device is still connected to the port. Once it detects this condition, the software workaround will perform the necessary steps to re-enable the port and reschedule any halted transfer because of the error condition.

The following actions are taken by the software once the error condition is detected:

- Increment the count of the variable that keeps the number of times the ports have been force enabled.
- Determine which active PTDs (ATL and INTL) are scheduled to the affected port and suspend them.
- Determine the speed of the device connected to the affected port.
- Put the internal hub in **Force Configure** mode.
- Force enable the affected port (this will set the Port Enable bit of the affected port to 1 again).
- Remove the force enable on the affected port.

**Remark:** If the force enable is set, the particular port will always be enabled even if the device connected has been removed.

- Put the internal hub back to normal mode (exit from the force configure mode).
- Re-active all the suspended PTDs.

There are two conditions when the software workaround will be invoked and appropriate actions will be taken to determine if it truly is a problematic behavior (see [Section 18.6.3.1](#), [Section 18.6.3.2](#) and [Section 18.6.3.3](#)).

#### 18.6.3.1 Condition 1

Condition 1 refers to the condition when **Port Enable/Disable Change** event is detected in the Hub Class driver. To determine and resolve the problematic condition, the following steps are taken:

- Determine if the hub event has occurred on one of the internal hubs three ports and if the connected device is either full-speed or low-speed.
- Determine if the port enable bit is cleared when a device is still connected on the port.
- Ensure that the port has not been force enabled three consecutive times by checking the variable that keeps track of the number of times the port has been force enabled.
- Otherwise, reset the port if it has been force enabled three consecutive times.
- Invoke the software workaround.

Check the Port Status again to see if the port has recovered. See also [Section 18.6.3.3](#).

#### 18.6.3.2 Condition 2

Condition 2 refers to the condition when a HALT occurs during PTD processing without other bus errors (that is, babble, transaction error).



To determine and resolve the problematic condition, the following steps are taken:

- Check the completion status once a PTD scheduled towards a full-speed or low-speed device and connected through the internal hub is completed.
- If the PTD has been completed successfully, clear the variable that keeps track of the number of the times the port has been force enabled.
- If the PTD has been completed with a HALT condition, get the port status of the port on which it is connected to the internal hub.
- Determine if the Port Enable bit is cleared when a device is still connected to the port.
- Ensure that the port has not been force enabled three consecutive times by checking the variable that keeps track of the number of times the port has been force enabled. Otherwise, reset the port if it has been force enabled three consecutive times.
- Invoke the software workaround.

See also [Section 18.6.3.3](#).

### 18.6.3.3 Remarks

Because of this erratum, **Keep-Alive EOP** will not appear on the USB bus for more than 3 ms and the device will enter the suspend state. After implementing the above mentioned workaround, **Keep-Alive EOP** will start and the device will wake up to continue the function. In rare cases, because of the device implementation, there is a possibility that the device may not accept further requests from the host after the workaround. In such cases, application must perform the following **partial enumeration** steps to make the device work:

1. Port power off
2. Port power on
3. Get descriptor
4. Set interface

As SAF1761 has individual port power control mechanism, above sequence will be effective if the full-speed or low-speed device is directly connected to SAF1761 ports.

## 18.7 Errata added on 2009-04-20

### 18.7.1 Problem description

**VBUSSTAT** bit of the **Mode Register (020Ch)** is not getting set in SAF1761, if **port 1** is configured as a peripheral and  $V_{BUS}$  is below 4.5 V.

### 18.7.2 Implication

If SAF1761 peripheral is connected to bus-powered hub, there is a possibility of the  $V_{BUS}$  becoming less than 4.5 V; in such cases, **VBUSSTAT** bit in the **MODE** register of SAF1761 doesn't get set. Because of this, there is no way for the SAF1761 peripheral to detect that a PC host controller or a hub is attached to it and thus the SAF1761 peripheral will not pull high the DP line; In turn, the USB host will never detect the SAF1761 peripheral.

### 18.7.3 Workaround

The Peripheral Software driver needs to be modified to **poll A\_B\_SESS\_VLD** bit in the OTG Status Register (0x0378) instead of VBUSSTAT of the **Mode Register (020Ch)** to detect the presence of the SAF1761 peripheral connection with USB Host. This bit has lower trigger voltage.

To enable the setting of the A\_B\_SESS\_VLD bit with V<sub>BUS</sub>, software needs to enable OTG functionality during the initialization of the SAF1761, see pseudo code below.

```
1761_Init()
{
    Write32(0x0374, 0x0000400);
    //OTG disabled need to check by removing this step in init

    Write32(0x0374, 0x0400000); // OTG enabled
    Write32(0x0374, 0x00160080); //Peripheral is enabled
}
```

Poll the A\_B\_SESS\_VLD or Vbus\_VLD bit to detect the connection with host and then enable the DP pull up.

```
Connect_Thread()
{
    UINT16 OTG_Stat_Reg = 0;
    OTG_Stat_Reg = Read (0x0378);
    If (OTG_Stat_Reg & 0x0002)
    {
        //Enable the soft-connect bit
        Write32 (0x0374, 0x00000001);
    }
}
```

**Remark:** Please take note of a limitation during SUSPEND; with this workaround implementation, the SAF1761 Peripheral controller can enter into suspend. But it can come out of suspend only with the Bus Reset from the host controller and cannot be resumed using a normal RESUME signal.

## 19. Abbreviations

**Table 181. Abbreviations**

Acronym	Description
ACK	ACKnowledgment
ASIC	Application-Specific Integrated Circuit
ATL	Asynchronous Transfer List
ATX	Analog Transceiver
BCD	Binary Coded Decimal
CPU	Central Processing Unit
CS	Complete Split
DC	Device Controller
DMA	Direct Memory Access
EHCI	Enhanced Host Controller Interface
EMI	ElectroMagnetic Interference
EOP	End-Of-Packet
EOT	End-Of-Transfer
ESR	Effective Series Resistance
FIFO	First In, First Out
FLS	Frame List Size
GDMA	Generic DMA
GPIO	General-Purpose I/O
GPS	Global Positioning System
HC	Host Controller
HNP	Host Negotiation Protocol
HS	High-Speed
HW	HardWare
ID	IDentification
IEC	International Electrotechnical Commission
INT	INTerrupt
IRQ	Interrupt ReQuest
ISO	ISOchronous
ISR	Interrupt Service Routine
iTD	isochronous Transfer Descriptor
ITL	Isochronous Transfer List
I/O	Input and Output
LS	Line Status
LSByte	Least Significant Byte
MSByte	Most Significant Byte
NAK	Not Acknowledged
NYET	Not YET
OC	OverCurrent
OHCI	Open Host Controller Interface

Table 181. Abbreviations ...continued

Acronym	Description
OTG	On-The-Go
PC	Personal Computer
PCI	Peripheral Component Interconnect
PID	Packet IDentifier
PIO	Programmed I/O
PLL	Phase-Locked Loop
PMOS	Positive-channel Metal-Oxide Semiconductor
POR	Power-On Reset
PORP	Power-On Reset Pulse
PPC	Port Power Control
pTD	periodic Transfer Descriptor
PTD	Proprietary Transfer Descriptor
RAM	Random Access Memory
RISC	Reduced Instruction Set Computer
R/S	Run/Stop
R/W	Read/Write
SE0	Single Ended 0
SE1	Single Ended 1
SIE	Serial Interface Engine
siTD	split isochronous Transfer Descriptor
SOF	Start-Of-Frame
SRAM	Static RAM
SRP	Session Request Protocol
SS	Start Split
SW	SoftWare
TD	Transfer Descriptor
TT	Transaction Translator
USB	Universal Serial Bus
XOSC	crystal OSCillator <sup>[1]</sup>

[1] Letter X became a synonym for "crystal".

## 20. Glossary

**Bulk transfer** — One of the four USB transfer types. It is an aperiodic, large burst communication, typically used for a transfer, which works with any available bandwidth. A bulk transfer can also be delayed until more bandwidth becomes available.

**Endpoint** — A uniquely addressable portion of an USB device that is the source or sink of information in a communication flow between the host and the device.

**LazyClock** — A slow clock frequency that is kept running while the chip is in suspend mode.

**Microframe** — A 125  $\mu$ s time base established on high-speed buses.

**MP3** — Compressed audio format using MPEG layer 3.

**$\mu$ SOF** — Microframe SOF, a handy unit: 1  $\mu$ SOF = 125  $\mu$ s.

**Opcode** — Operation code. The portion of an instruction word that specifies what kind of instruction it is and which operation to perform.

**RX** — Receive buffer in the context of this data sheet.

**TX** — Transmit buffer in the context of this data sheet.

## 21. References

- [1] Universal Serial Bus Specification Rev. 2.0
- [2] Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0
- [3] On-The-Go Supplement to the USB Specification Rev. 1.3

## 22. Revision history

Table 182. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
SAF1761_1	20091118	Product data sheet	-	-

## 23. Legal information

### 23.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 23.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 23.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 23.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**SoftConnect** — is a trademark of ST-NXP Wireless.

## 24. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 25. Tables

Table 1.	Ordering information	5	Table 26.	ISO PTD Skip Map register (address 0134h) bit description	40
Table 2.	Pin description	7	Table 27.	ISO PTD Last PTD register (address 0138h) bit description	40
Table 3.	Port connection scenarios	16	Table 28.	INT PTD Done Map register (address 0140h) bit description	41
Table 4.	Memory address	19	Table 29.	INT PTD Skip Map register (address 0144h) bit description	41
Table 5.	Using the IRQ Mask AND or IRQ Mask OR registers	24	Table 30.	INT PTD Last PTD register (address 0148h) bit description	41
Table 6.	Hybrid mode	28	Table 31.	ATL PTD Done Map register (address 0150h) bit description	42
Table 7.	Pin status during hybrid mode	29	Table 32.	ATL PTD Skip Map register (address 0154h) bit description	42
Table 8.	Host controller-specific register overview	31	Table 33.	ATL PTD Last PTD register (address 0158h) bit description	42
Table 9.	CAPLENGTH - Capability Length register (address 0000h) bit description	32	Table 34.	HW Mode Control - Hardware Mode Control register (address 0300h) bit allocation	43
Table 10.	HCVERSION - Host Controller Interface Version Number register (address 0002h) bit description	32	Table 35.	HW Mode Control - Hardware Mode Control register (address 0300h) bit description	43
Table 11.	HCSPARAMS - Host Controller Structural Parameters register (address 0004h) bit allocation	33	Table 36.	HcChipID - Host Controller Chip Identifier register (address 0304h) bit description	44
Table 12.	HCSPARAMS - Host Controller Structural Parameters register (address 0004h) bit description	33	Table 37.	HcScratch - Host Controller Scratch register (address 0308h) bit description	45
Table 13.	HCCPARAMS - Host Controller Capability Parameters register (address 0008h) bit allocation	34	Table 38.	SW Reset - Software Reset register (address 030Ch) bit allocation	45
Table 14.	HCCPARAMS - Host Controller Capability Parameters register (address 0008h) bit description	34	Table 39.	SW Reset - Software Reset register (address 030Ch) bit description	45
Table 15.	USBCMD - USB Command register (address 0020h) bit allocation	35	Table 40.	HcDMAConfiguration - Host Controller Direct Memory Access Configuration register (address 0330h) bit allocation	46
Table 16.	USBCMD - USB Command register (address 0020h) bit description	35	Table 41.	HcDMAConfiguration - Host Controller Direct Memory Access Configuration register (address 0330h) bit description	46
Table 17.	USBSTS - USB Status register (address 0024h) bit allocation	36	Table 42.	HcBufferStatus - Host Controller Buffer Status register (address 0334h) bit allocation	47
Table 18.	USBSTS - USB Status register (address 0024h) bit description	36	Table 43.	HcBufferStatus - Host Controller Buffer Status register (address 0334h) bit description	47
Table 19.	FRINDEX - Frame Index register (address: 002Ch) bit allocation	37	Table 44.	ATL Done Timeout register (address 0338h) bit description	48
Table 20.	FRINDEX - Frame Index register (address: 002Ch) bit description	37	Table 45.	Memory register (address 033Ch) bit allocation	48
Table 21.	CONFIGFLAG - Configure Flag register (address 0060h) bit allocation	38	Table 46.	Memory register (address 033Ch) bit description	48
Table 22.	CONFIGFLAG - Configure Flag register (address 0060h) bit description	38	Table 47.	Edge Interrupt Count register (address 0340h) bit allocation	49
Table 23.	PORTSC1 - Port Status and Control 1 register (address 0064h) bit allocation	39	Table 48.	Edge Interrupt Count register (address 0340h) bit description	49
Table 24.	PORTSC1 - Port Status and Control 1 register (address 0064h) bit description	39			
Table 25.	ISO PTD Done Map register (address 0130h) bit description	40			

continued >>

Table 49. DMA Start Address register (address 0344h) bit allocation	50	description	81
Table 50. DMA Start Address register (address 0344h) bit description	50	Table 77. Microframe description	83
Table 51. Power-Down Control register (address 0354h) bit allocation	51	Table 78. SE description	83
Table 52. Power-Down Control register (address 0354h) bit description	51	Table 79. OTG controller-specific register overview	90
Table 53. HcInterrupt - Host Controller Interrupt register (address 0310h) bit allocation	53	Table 80. Address mapping of registers: 32-bit data bus mode	90
Table 54. HcInterrupt - Host Controller Interrupt register (address 0310h) bit description	54	Table 81. Address mapping of registers: 16-bit data bus mode	91
Table 55. HcInterruptEnable - Host Controller Interrupt Enable register (address 0314h)	55	Table 82. Vendor ID - Vendor Identifier (address 0370h) register: bit description	92
Table 56. HcInterruptEnable - Host Controller Interrupt Enable register (address 0314h) bit description	55	Table 83. Product ID - Product Identifier register (address 0372h) bit description	92
Table 57. ISO IRQ Mask OR register (address 0318h) bit description	56	Table 84. OTG Control register (address set: 0374h, clear: 0376h) bit allocation	92
Table 58. INT IRQ Mask OR register (address 031Ch) bit description	56	Table 85. OTG Control register (address set: 0374h, clear: 0376h) bit description	92
Table 59. ATL IRQ Mask OR register (address 0320h) bit description	57	Table 86. OTG Status register (address 0378h) bit allocation	94
Table 60. ISO IRQ Mask AND register (address 0324h) bit description	57	Table 87. OTG Status register (address 0378h) bit description	94
Table 61. INT IRQ Mask AND register (address 0328h) bit description	57	Table 88. OTG Interrupt Latch register (address set: 037Ch, clear: 037Eh) bit allocation	94
Table 62. ATL IRQ Mask AND register (address 032Ch) bit description	57	Table 89. OTG Interrupt Latch register (address set: 037Ch, clear: 037Eh) bit description	95
Table 63. High-speed bulk IN and OUT: bit allocation	60	Table 90. OTG Interrupt Enable Fall register (address set: 0380h, clear: 0382h) bit allocation	95
Table 64. High-speed bulk IN and OUT: bit description	61	Table 91. OTG Interrupt Enable Fall register (address set: 0380h, clear: 0382h) bit description	95
Table 65. High-speed isochronous IN and OUT: bit allocation	64	Table 92. OTG Interrupt Enable Rise register (address set: 0384h, clear: 0386h) bit allocation	96
Table 66. High-speed isochronous IN and OUT: bit description	65	Table 93. OTG Interrupt Enable Rise register (address set: 0384h, clear: 0386h) bit description	96
Table 67. High-speed interrupt IN and OUT: bit allocation	68	Table 94. OTG Timer register (address low word set: 0388h, low word clear: 038Ah; high word set: 038Ch, high word clear: 038Eh) bit allocation	97
Table 68. High-speed interrupt IN and OUT: bit description	69	Table 95. OTG Timer register (address low word set: 0388h, low word clear: 038Ah; high word set: 038Ch, high word clear: 038Eh) bit description	97
Table 69. Microframe description	71	Table 96. Endpoint access and programmability	100
Table 70. Start and complete split for bulk: bit allocation	72	Table 97. Peripheral controller-specific register overview	101
Table 71. Start and complete split for bulk: bit description	73	Table 98. Address register (address 0200h) bit allocation	102
Table 72. SE description	75	Table 99. Address register (address 0200h) bit description	102
Table 73. Start and complete split for isochronous: bit allocation	76	Table 100. Mode register (address 020Ch) bit allocation	102
Table 74. Start and complete split for isochronous: bit description	77	Table 101. Mode register (address 020Ch) bit description	103
Table 75. Start and complete split for interrupt: bit allocation	80	Table 102. Interrupt Configuration register (address 0210h) bit allocation	104
Table 76. Start and complete split for interrupt: bit description	81	Table 103. Interrupt Configuration register (address 0210h)	

continued >>



bit description . . . . .	104	Memory Access Configuration register (address 0238h) bit allocation . . . . .	116
Table 104. Debug mode settings . . . . .	104	Table 130. DcDMAConfiguration - Device Controller Direct Memory Access Configuration register (address 0238h) bit description . . . . .	116
Table 105. Debug register (address 0212h) bit allocation . . . . .	104	Table 131. DMA Hardware register (address 023Ch) bit allocation . . . . .	117
Table 106. Debug register (address 0212h) bit allocation . . . . .	105	Table 132. DMA Hardware register (address 023Ch) bit description . . . . .	117
Table 107. DcInterruptEnable - Device Controller Interrupt Enable register (address 0214h) bit allocation . . . . .	105	Table 133. DMA Interrupt Reason register (address 0250h) bit allocation . . . . .	118
Table 108. DcInterruptEnable - Device Controller Interrupt Enable register (address 0214h) bit description . . . . .	106	Table 134. DMA Interrupt Reason register (address 0250h) bit description . . . . .	118
Table 109. Endpoint Index register (address 022Ch) bit allocation . . . . .	107	Table 135. Internal EOT-functional relation with the DMA_XFER_OK bit . . . . .	118
Table 110. Endpoint Index register (address 022Ch) bit description . . . . .	107	Table 136. DMA Interrupt Enable register (address 0254h) bit allocation . . . . .	119
Table 111. Addressing of endpoint buffers . . . . .	108	Table 137. DMA Endpoint register (address 0258h) bit allocation . . . . .	119
Table 112. Control Function register (address 0228h) bit allocation . . . . .	108	Table 138. DMA Endpoint register (address 0258h) bit description . . . . .	119
Table 113. Control Function register (address 0228h) bit description . . . . .	108	Table 139. DMA Burst Counter register (address 0264h) bit allocation . . . . .	120
Table 114. Data Port register (address 0220h) bit description . . . . .	109	Table 140. DMA Burst Counter register (address 0264h) bit description . . . . .	120
Table 115. Data Port register (address 0220h) bit description . . . . .	110	Table 141. DcInterrupt - Device Controller Interrupt register (address 0218h) bit allocation . . . . .	121
Table 116. Buffer Length register (address 021Ch) bit description . . . . .	110	Table 142. DcInterrupt - Device Controller Interrupt register (address 0218h) bit description . . . . .	121
Table 117. DcBufferStatus - Device Controller Buffer Status register (address 021Eh) bit allocation . . . . .	111	Table 143. DcChipID - Device Controller Chip Identifier register (address 0270h) bit description . . . . .	122
Table 118. DcBufferStatus - Device Controller Buffer Status register (address 021Eh) bit description . . . . .	111	Table 144. Frame Number register (address 0274h) bit allocation . . . . .	122
Table 119. Endpoint MaxPacketSize register (address 0204h) bit allocation . . . . .	111	Table 145. Frame Number register (address 0274h) bit description . . . . .	123
Table 120. Endpoint MaxPacketSize register (address 0204h) bit description . . . . .	112	Table 146. DcScratch - Device Controller Scratch register (address 0278h) bit allocation . . . . .	123
Table 121. Endpoint Type register (address 0208h) bit allocation . . . . .	112	Table 147. DcScratch - Device Controller Scratch register (address 0278h) bit description . . . . .	123
Table 122. Endpoint Type register (address 0208h) bit description . . . . .	113	Table 148. Unlock Device register (address 027Ch) bit allocation . . . . .	123
Table 123. Control bits for GDMA read or write (opcode = 00h/01h) . . . . .	114	Table 149. Unlock Device register (address 027Ch) bit description . . . . .	124
Table 124. DMA Command register (address 0230h) bit allocation . . . . .	114	Table 150. Interrupt Pulse Width register (address 0280h) bit description . . . . .	124
Table 125. DMA Command register (address 0230h) bit description . . . . .	114	Table 151. Test Mode register (address 0284h) bit allocation . . . . .	124
Table 126. DMA commands . . . . .	114	Table 152. Test Mode register (address 0284h) bit description . . . . .	124
Table 127. DMA Transfer Counter register (address 0234h) bit allocation . . . . .	115	Table 153. Power consumption, typical values . . . . .	125
Table 128. DMA Transfer Counter register (address 0234h) bit description . . . . .	116	Table 154. Limiting values . . . . .	126
Table 129. DcDMAConfiguration - Device Controller Direct			

continued >>

Table 155. Recommended operating conditions	126
Table 156. Static characteristics: digital pins	127
Table 157. Static characteristics: pins PSW1_N, PSW2_N and PSW3_N	127
Table 158. Static characteristics: POR	127
Table 159. Static characteristics: pin REF5V	127
Table 160. Static characteristics: USB interface block (pins DM1 to DM3 and DP1 to DP3)	128
Table 161. Static characteristics: $V_{BUS}$ comparators	129
Table 162. Static characteristics: $V_{BUS}$ resistors	129
Table 163. Dynamic characteristics: system clock timing	130
Table 164. Dynamic characteristics: CPU interface block	130
Table 165. Dynamic characteristics: high-speed source electrical characteristics	130
Table 166. Dynamic characteristics: full-speed source electrical characteristics	131
Table 167. Dynamic characteristics: low-speed source electrical characteristics	131
Table 168. Register or memory write	132
Table 169. Register read	133
Table 170. Register access	134
Table 171. Memory read	134
Table 172. DMA read (single cycle)	135
Table 173. DMA write (single cycle)	136
Table 174. DMA read (multi-cycle burst)	137
Table 175. DMA write (multi-cycle burst)	138
Table 176. PIO register read or write	139
Table 177. Register access	140
Table 178. DMA read or write	141
Table 179. SnPb eutectic process (from J-STD-020C)	145
Table 180. Lead-free process (from J-STD-020C)	145
Table 181. Abbreviations	155
Table 182. Revision history	157

## 26. Figures

Fig 1.	Block diagram	.6
Fig 2.	Pin configuration (LQFP128); top view	.7
Fig 3.	Internal hub	.15
Fig 4.	SAF1761 clock scheme	.15
Fig 5.	Memory segmentation and access block diagram	.18
Fig 6.	Adjusting analog overcurrent detection limit (optional)	.26
Fig 7.	SAF1761 power supply connection	.27
Fig 8.	Most commonly used power supply connection	.28
Fig 9.	Hybrid mode	.29
Fig 10.	Internal power-on reset timing	.30
Fig 11.	Clock with respect to the external power-on reset	.30
Fig 12.	NextPTD traversal rule	.59
Fig 13.	HNP sequence of events	.86
Fig 14.	Dual-role A-device state diagram	.88
Fig 15.	Dual-role B-device state diagram	.89
Fig 16.	USB source differential data-to-EOP transition skew and EOP width	.131
Fig 17.	Register or memory write	.132
Fig 18.	Register read	.133
Fig 19.	Register access	.133
Fig 20.	Memory read	.134
Fig 21.	DMA read (single cycle)	.135
Fig 22.	DMA write (single cycle)	.136
Fig 23.	DMA read (multi-cycle burst)	.137
Fig 24.	DMA write (multi-cycle burst)	.138
Fig 25.	SAF1761 register access timing: separate address and data buses (8051 style)	.139
Fig 26.	PIO register access	.140
Fig 27.	DMA read or write	.141
Fig 28.	Package outline SOT425-1 (LQFP128)	.143
Fig 29.	Temperature profiles for large and small components	.146
Fig 30.	Peripheral Controller recognizing the number of bytes received	.148
Fig 31.	Waveform for deep-sleep suspend	.149
Fig 32.	Waveform for DC_SUSPEND/WAKEUP_N pin goes LOW but the clock is not started	.150
Fig 33.	Timing diagram for reading Endpoint Index register after performing a write access	.151

## 27. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	8.2.9	ISO PTD Last PTD register . . . . .	40
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>	8.2.10	INT PTD Done Map register . . . . .	41
<b>3</b>	<b>Applications</b> . . . . .	<b>4</b>	8.2.11	INT PTD Skip Map register . . . . .	41
3.1	Host/peripheral roles . . . . .	4	8.2.12	INT PTD Last PTD register . . . . .	41
<b>4</b>	<b>Ordering information</b> . . . . .	<b>5</b>	8.2.13	ATL PTD Done Map register . . . . .	42
<b>5</b>	<b>Block diagram</b> . . . . .	<b>6</b>	8.2.14	ATL PTD Skip Map register . . . . .	42
<b>6</b>	<b>Pinning information</b> . . . . .	<b>7</b>	8.2.15	ATL PTD Last PTD register . . . . .	42
6.1	Pinning . . . . .	7	8.3	Configuration registers . . . . .	43
6.2	Pin description . . . . .	7	8.3.1	HW Mode Control register . . . . .	43
<b>7</b>	<b>Functional description</b> . . . . .	<b>14</b>	8.3.2	HcChipID register . . . . .	44
7.1	SAF1761 internal architecture: advanced NXP slave host controller and hub . . . . .	14	8.3.3	HcScratch register . . . . .	45
7.1.1	Internal clock scheme and port selection . . . . .	15	8.3.4	SW Reset register . . . . .	45
7.2	Host controller buffer memory block . . . . .	16	8.3.5	HcDMAConfiguration register . . . . .	46
7.2.1	General considerations . . . . .	16	8.3.6	HcBufferStatus register . . . . .	47
7.2.2	Structure of the SAF1761 host controller memory . . . . .	17	8.3.7	ATL Done Timeout register . . . . .	48
7.3	Accessing the SAF1761 host controller memory: PIO and DMA . . . . .	19	8.3.8	Memory register . . . . .	48
7.3.1	PIO mode access, memory read cycle . . . . .	19	8.3.9	Edge Interrupt Count register . . . . .	49
7.3.2	PIO mode access, memory write cycle . . . . .	20	8.3.10	DMA Start Address register . . . . .	50
7.3.3	PIO mode access, register read cycle . . . . .	20	8.3.11	Power-Down Control register . . . . .	51
7.3.4	PIO mode access, register write cycle . . . . .	20	8.4	Interrupt registers . . . . .	53
7.3.5	DMA mode, read and write operations . . . . .	20	8.4.1	HcInterrupt register . . . . .	53
7.4	Interrupts . . . . .	22	8.4.2	HcInterruptEnable register . . . . .	55
7.5	Phase-Locked Loop (PLL) clock multiplier . . . . .	24	8.4.3	ISO IRQ Mask OR register . . . . .	56
7.6	Power management . . . . .	24	8.4.4	INT IRQ Mask OR register . . . . .	56
7.7	Overcurrent detection . . . . .	25	8.4.5	ATL IRQ Mask OR register . . . . .	57
7.8	Power supply . . . . .	27	8.4.6	ISO IRQ Mask AND register . . . . .	57
7.8.1	Hybrid mode . . . . .	28	8.4.7	INT IRQ Mask AND register . . . . .	57
7.9	Power-On Reset (POR) . . . . .	30	8.4.8	ATL IRQ Mask AND register . . . . .	57
<b>8</b>	<b>Host controller</b> . . . . .	<b>31</b>	8.5	Proprietary Transfer Descriptor (PTD) . . . . .	58
8.1	EHCI capability registers . . . . .	32	8.5.1	High-speed bulk IN and OUT . . . . .	59
8.1.1	CAPLENGTH register . . . . .	32	8.5.2	High-speed isochronous IN and OUT . . . . .	63
8.1.2	HCVERSION register . . . . .	32	8.5.3	High-speed interrupt IN and OUT . . . . .	67
8.1.3	HCSPARAMS register . . . . .	33	8.5.4	Start and complete split for bulk . . . . .	71
8.1.4	HCCPARAMS register . . . . .	34	8.5.5	Start and complete split for isochronous . . . . .	75
8.2	EHCI operational registers . . . . .	35	8.5.6	Start and complete split for interrupt . . . . .	79
8.2.1	USBCMD register . . . . .	35	<b>9</b>	<b>OTG controller</b> . . . . .	<b>84</b>
8.2.2	USBSTS register . . . . .	36	9.1	Introduction . . . . .	84
8.2.3	USBINTR register . . . . .	37	9.2	Dual-role device . . . . .	84
8.2.4	FRINDEX register . . . . .	37	9.3	Session Request Protocol (SRP) . . . . .	85
8.2.5	CONFIGFLAG register . . . . .	38	9.3.1	B-device initiating SRP . . . . .	85
8.2.6	PORTSC1 register . . . . .	38	9.3.2	A-device responding to SRP . . . . .	85
8.2.7	ISO PTD Done Map register . . . . .	40	9.4	Host Negotiation Protocol (HNP) . . . . .	86
8.2.8	ISO PTD Skip Map register . . . . .	40	9.4.1	Sequence of HNP events . . . . .	86
			9.4.2	OTG state diagrams . . . . .	87
			9.4.3	HNP implementation and OTG state machine . . . . .	89
			9.5	OTG controller registers . . . . .	90
			9.5.1	Device Identification registers . . . . .	92
			9.5.1.1	Vendor ID register . . . . .	92

continued &gt;&gt;

9.5.1.2	Product ID register (R: 0372h) . . . . .	92	10.6.6	Interrupt Pulse Width register . . . . .	124
9.5.2	OTG Control register . . . . .	92	10.6.7	Test Mode register . . . . .	124
9.5.2.1	OTG Control register . . . . .	92	<b>11</b>	<b>Power consumption . . . . .</b>	<b>125</b>
9.5.3	OTG Interrupt registers . . . . .	94	<b>12</b>	<b>Limiting values . . . . .</b>	<b>126</b>
9.5.3.1	OTG Status register . . . . .	94	<b>13</b>	<b>Recommended operating conditions . . . . .</b>	<b>126</b>
9.5.3.2	OTG Interrupt Latch register . . . . .	94	<b>14</b>	<b>Static characteristics . . . . .</b>	<b>127</b>
9.5.3.3	OTG Interrupt Enable Fall register . . . . .	95	<b>15</b>	<b>Dynamic characteristics . . . . .</b>	<b>130</b>
9.5.3.4	OTG Interrupt Enable Rise register . . . . .	96	15.1	Host timing . . . . .	132
9.5.4	OTG Timer register . . . . .	97	15.1.1	PIO timing . . . . .	132
9.5.4.1	OTG Timer register . . . . .	97	15.1.1.1	Register or memory write . . . . .	132
<b>10</b>	<b>Peripheral controller . . . . .</b>	<b>98</b>	15.1.1.2	Register read . . . . .	133
10.1	Introduction . . . . .	98	15.1.1.3	Register access . . . . .	133
10.1.1	Direct Memory Access (DMA) . . . . .	98	15.1.1.4	Memory read . . . . .	134
10.1.1.1	DMA for the IN endpoint . . . . .	98	15.1.2	DMA timing . . . . .	135
10.1.1.2	DMA for the OUT endpoint . . . . .	98	15.1.2.1	Single cycle: DMA read . . . . .	135
10.1.1.3	DMA initialization . . . . .	98	15.1.2.2	Single cycle: DMA write . . . . .	136
10.1.1.4	Starting DMA . . . . .	99	15.1.2.3	Multi-cycle: DMA read . . . . .	137
10.1.1.5	DMA stop and interrupt handling . . . . .	99	15.1.2.4	Multi-cycle: DMA write . . . . .	138
10.2	Endpoint description . . . . .	100	15.2	Peripheral timing . . . . .	139
10.3	Peripheral controller-specific registers . . . . .	101	15.2.1	PIO timing . . . . .	139
10.3.1	Address register . . . . .	101	15.2.1.1	PIO register read or write . . . . .	139
10.3.2	Mode register . . . . .	102	15.2.1.2	PIO register access . . . . .	140
10.3.3	Interrupt Configuration register . . . . .	103	15.2.2	DMA timing . . . . .	141
10.3.4	Debug register . . . . .	104	15.2.2.1	DMA read or write . . . . .	141
10.3.5	DcInterruptEnable register . . . . .	105	<b>16</b>	<b>Package outline . . . . .</b>	<b>143</b>
10.4	Data flow registers . . . . .	107	<b>17</b>	<b>Soldering of SMD packages . . . . .</b>	<b>144</b>
10.4.1	Endpoint Index register . . . . .	107	17.1	Introduction to soldering . . . . .	144
10.4.2	Control Function register . . . . .	108	17.2	Wave and reflow soldering . . . . .	144
10.4.3	Data Port register . . . . .	109	17.3	Wave soldering . . . . .	144
10.4.4	Buffer Length register . . . . .	110	17.4	Reflow soldering . . . . .	145
10.4.5	DcBufferStatus register . . . . .	110	<b>18</b>	<b>Appendix . . . . .</b>	<b>146</b>
10.4.6	Endpoint MaxPacketSize register . . . . .	111	18.1	Errata added on 2009-04-20 . . . . .	146
10.4.7	Endpoint Type register . . . . .	112	18.1.1	Problem description . . . . .	146
10.5	DMA registers . . . . .	113	18.1.2	Implication . . . . .	146
10.5.1	GDMA read or write (opcode = 00h/01h) for Generic DMA slave mode . . . . .	113	18.1.3	Workaround . . . . .	146
10.5.2	DMA Command register . . . . .	114	18.1.3.1	Software retry mechanism . . . . .	146
10.5.3	DMA Transfer Counter register . . . . .	115	18.1.3.2	Hardware retry mechanism . . . . .	147
10.5.4	DcDMAConfiguration register . . . . .	116	18.2	Errata added on 2009-04-20 . . . . .	147
10.5.5	DMA Hardware register . . . . .	117	18.2.1	Problem description . . . . .	147
10.5.6	DMA Interrupt Reason register . . . . .	118	18.2.2	Implication . . . . .	147
10.5.7	DMA Interrupt Enable register . . . . .	119	18.2.3	Workaround . . . . .	147
10.5.8	DMA Endpoint register . . . . .	119	18.3	Errata added on 2009-04-20 . . . . .	147
10.5.9	DMA Burst Counter register . . . . .	120	18.3.1	Problem description . . . . .	147
10.6	General registers . . . . .	120	18.3.2	Implication . . . . .	148
10.6.1	DcInterrupt register . . . . .	120	18.3.3	Workaround . . . . .	148
10.6.2	DcChipID register . . . . .	122	18.4	Errata added on 2009-04-20 . . . . .	148
10.6.3	Frame Number register . . . . .	122	18.4.1	Problem description . . . . .	148
10.6.4	DcScratch register . . . . .	123	18.4.2	Implication . . . . .	150
10.6.5	Unlock Device register . . . . .	123	18.4.3	Workaround . . . . .	150

continued &gt;&gt;

18.5 Errata added on 2009-04-20. . . . . 150

18.5.1 Problem description . . . . . 150

18.5.2 Implication. . . . . 151

18.5.3 Workaround . . . . . 151

18.6 Errata added on 2009-04-20. . . . . 151

18.6.1 Problem description . . . . . 151

18.6.2 Implication. . . . . 152

18.6.3 Workaround . . . . . 152

18.6.3.1 Condition 1 . . . . . 152

18.6.3.2 Condition 2 . . . . . 152

18.6.3.3 Remarks . . . . . 153

18.7 Errata added on 2009-04-20. . . . . 153

18.7.1 Problem description . . . . . 153

18.7.2 Implication. . . . . 153

18.7.3 Workaround . . . . . 154

**19 Abbreviations. . . . . 155**

**20 Glossary . . . . . 157**

**21 References . . . . . 157**

**22 Revision history. . . . . 157**

**23 Legal information. . . . . 158**

23.1 Data sheet status . . . . . 158

23.2 Definitions . . . . . 158

23.3 Disclaimers . . . . . 158

23.4 Trademarks . . . . . 158

**24 Contact information. . . . . 158**

**25 Tables . . . . . 159**

**26 Figures . . . . . 163**

**27 Contents . . . . . 164**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 18 November 2009

Document identifier: SAF1761\_1