



# ISP1109

Universal Serial Bus transceiver with carkit support

Rev. 01 — 14 July 2005

Product data sheet



## 1. General description

---

The ISP1109 is a Universal Serial Bus (USB) transceiver device that supports *CEA-936-A, Mini-USB Analog Carkit Interface*. It is fully compliant with *Universal Serial Bus Specification Rev. 2.0*. The ISP1109 can transmit and receive serial data at full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s) data rates.

The ISP1109 is available in HVQFN32 package.

## 2. Features

---

- Fully complies with *Universal Serial Bus Specification Rev. 2.0*
- Supports *CEA-936-A, Mini-USB Analog Carkit Interface*
- Can transmit and receive serial data at full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s) data rates
- Supports Serial Parallel Interface (SPI) (up to 26 MHz) and I<sup>2</sup>C-bus (up to 400 kHz) serial interface to access control and status registers
- Supports Universal Asynchronous Receiver-Transmitter (UART) pass-through on the DP and DM lines
- Built-in analog switches to support analog audio signals multiplexed on the DP and DM lines
- Supports On-The-Go (OTG) Session Request Protocol (SRP)
- Supports Power-down mode, in which the whole chip consumes less than 20  $\mu$ A power current
- 3.0 V to 5.25 V power supply input range ( $V_{CC}$ )
- Supports wide range digital interfacing I/O voltage ( $V_{CC(I/O)}$ ) of 1.65 V to 3.6 V
- $\pm 12$  kV ESD protection at pins DP, DM, ID,  $V_{BUS}$ ,  $V_{CC}$ , GNDA and GNDD
- Supports charger current switching (ISET) detection
- Full industrial grade operation from  $-40$  °C to  $+85$  °C
- Available in a small HVQFN32 (5 x 5 mm<sup>2</sup>) halogen-free and lead-free package.

## 3. Applications

---

- Mobile phones.

**PHILIPS**

## 4. Ordering information

Table 1: Ordering information

Type number	Package		
	Name	Description	Version
ISP1109BS	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm	SOT617-1

5. Block diagram






Fig 1. Block diagram.

## 6. Pinning information

### 6.1 Pinning



## 6.2 Pin description

Table 2: Pin description

Symbol <sup>[1]</sup> <sup>[2]</sup>	Pin	Type <sup>[3]</sup>	Reset state	Description
SPKR_R	1	AI	-	analog audio input signal for the right speaker channel
SPKR_L	2	AI	-	analog audio input signal for the left speaker channel
V <sub>CC</sub>	3	P	-	supply voltage; operates when 3.0 V < V <sub>CC</sub> < 5.25 V
INT_N	4	OD	high-Z	interrupt output; active LOW; connect to V <sub>CC(I/O)</sub> through a 3.3 kΩ resistor open-drain output
RESET_N	5	I	-	asynchronous reset input, active LOW input
SPEED	6	I	-	speed selection input for the USB transceiver: <ul style="list-style-type: none"> <li>• LOW: USB low-speed</li> <li>• HIGH: USB full-speed.</li> </ul> when not in use, connect to V <sub>CC(I/O)</sub> through a 10 kΩ resistor input
SUSPEND	7	I	-	suspend selection input for the USB transceiver: <ul style="list-style-type: none"> <li>• LOW: normal operation</li> <li>• HIGH: suspend mode.</li> </ul> when not in use, connect to ground through a 10 kΩ resistor input
V <sub>CC(I/O)</sub>	8	P	-	supply voltage for I/O interface logic signals (1.65 V to 3.6 V)
SPI_I2C_SEL	9	I	-	selection of SPI or I <sup>2</sup> C-bus serial interface to access internal registers: <ul style="list-style-type: none"> <li>• LOW: SPI slave interface is selected</li> <li>• HIGH: I<sup>2</sup>C-bus slave interface is selected.</li> </ul> The I <sup>2</sup> C-bus device address is 010 110Xb; here X is determined by pin 13 (I2C_ADR). input
SPI_MISO	10	O	-	SPI slave data output; leave this pin open when I <sup>2</sup> C-bus is selected push-pull output
SPI_MOSI/ I2C_SDA	11	I/OD	high-Z	<b>SPI_MOSI input</b> — SPI slave data input <b>I2C_SDA input and output</b> — serial I <sup>2</sup> C-bus data; when used as an I <sup>2</sup> C-bus data, the pad is open-drain; connect to V <sub>CC(I/O)</sub> through a 3.3 kΩ resistor.

Table 2: Pin description...continued

Symbol [1][2]	Pin	Type [3]	Reset state	Description
SPI_CLK/ I2C_SCL	12	I/OD	high-Z	<b>SPI_CLK input</b> — SPI clock input <b>I2C_SCL input and output</b> — serial I <sup>2</sup> C-bus clock; when used as an I <sup>2</sup> C-bus clock, the pad is open-drain; connect to V <sub>CC(I/O)</sub> through a 3.3 kΩ resistor.
SPI_CS/ I2C_ADR	13	I	-	<b>SPI_CS input</b> — SPI chip select input <b>I2C_ADR input</b> — LSB address offset of the I <sup>2</sup> C-bus slave address. input
VM	14	O	-	single-ended DM receiver output; leave this pin open when not in use push-pull output
VP	15	O	-	single-ended DP receiver output; leave this pin open when not in use push-pull output
RCV	16	O	0	differential receiver output; leave this pin open when not in use push-pull output
SE0/VM	17	I/O	high-Z	<b>SE0 input and output</b> — SE0 functions in DAT_SE0 USB mode <b>VM input and output</b> — VM functions in VP_VM USB mode. bidirectional pad
DAT/VP	18	I/O	high-Z	<b>DAT input and output</b> — DAT functions in DAT_SE0 USB mode <b>VP input and output</b> — VP functions in VP_VM USB mode. bidirectional pad
V <sub>CC(I/O)</sub>	19	P	-	supply voltage for the I/O interface logic signals (1.65 V to 3.6 V)
OE_N	20	I	-	enable differential transmitter input input
REG3V3	21	P	-	regulated output voltage 3.3 V; a 0.1 μF external capacitor is required
DM	22	AI/O	high-Z	this pin can be programmed as: <ul style="list-style-type: none"> <li>• USB D- (data minus pin)</li> <li>• transparent UART RxD or</li> <li>• transparent audio SPKR_L.</li> </ul>
DP	23	AI/O	high-Z	this pin can be programmed as: <ul style="list-style-type: none"> <li>• USB D+ (data plus pin)</li> <li>• transparent UART TxD or</li> <li>• transparent audio SPKR_R or MIC.</li> </ul>
GNDA	24	P	-	analog ground

Table 2: Pin description...continued

Symbol [1][2]	Pin	Type [3]	Reset state	Description
UART_TXD	25	I	-	connect to TxD of the UART controller; when not in use, connect to $V_{CC(I/O)}$ through a 10 k $\Omega$ resistor input
UART_RXD	26	O	-	connect to RxD of the UART controller; leave this pin open when not in use push-pull output
ISET	27	O [4]	-	output indicating detection of the carkit, charger or factory mode to enable high current mode of the phone charger; leave this pin open when not in use push-pull output
ID_PU	28	AI	-	an external resistor is connected between the ID and ID_PU pins
ID	29	AI	-	identification detector input of the USB mini connector
$V_{BUS}$	30	AI	-	$V_{BUS}$ line input supply voltage of the USB connector [5]
$V_{REF}$	31	P	-	supply voltage for audio circuits; 2.775 V $\pm$ 0.1 V
MIC	32	AO	-	audio output signal for the microphone channel
GNDD	exposed die pad	P	-	digital ground

[1] Symbol names ending with underscore N—for example, NAME\_N—indicate active LOW signals.

[2] Use a decoupling capacitor of 0.1  $\mu$ F on all  $V_{CC(I/O)}$ ,  $V_{REF}$  and  $V_{CC}$  pins.

[3] I = input; O = output; I/O = digital input/output; OD = open-drain output; AI/O = analog input/output; P = power or ground.

[4] The ISET pin is powered by REG3V3. All other digital pins are powered by  $V_{CC(I/O)}$ .

[5] For the decoupling capacitor requirement, refer to Table 7-7 of *Universal Serial Bus Specification Rev. 2.0*.

## 7. Functional description

### 7.1 Serial controller

The serial controller includes the following functions:

- Serial Controller interface (SPI or I<sup>2</sup>C-bus)
- Device Identification registers
- Control registers
- Interrupt registers
- Interrupt generator.

The serial controller acts as an SPI slave or I<sup>2</sup>C-bus slave.

All the registers are the same as that in SPI or I<sup>2</sup>C-bus mode. In I<sup>2</sup>C-bus mode, the registers are accessed in 8-bit width (bits 0 to 7) for each address. In SPI mode, there are 25 bits for each address, only bits 0 to 7 are useful while bits 8 to 24 are don't cares.

At hardware reset including power-on reset, the level on pin SPI\_I2C\_SEL will determine whether the SPI or I<sup>2</sup>C-bus interface is active. If SPI\_I2C\_SEL = LOW, the SPI interface is selected. If SPI\_I2C\_SEL = HIGH, the I<sup>2</sup>C-bus interface is selected.

### 7.2 V<sub>BUS</sub> detector

The V<sub>BUS</sub> detector provides voltage level detection on V<sub>BUS</sub>. If V<sub>BUS</sub> is above the V<sub>BUS</sub> session valid comparator threshold voltage ( $V_{th(svc)}$ ), logic 1 will be stored in bit VBUS\_DET of the Interrupt Source register. If V<sub>BUS</sub> is below  $V_{th(svc)}$ , logic 0 will be stored.

### 7.3 ID detector

In normal power mode, that is, when both V<sub>CC</sub> and V<sub>CC(I/O)</sub> are present, the ID detector senses the condition of the ID line and can differentiate between the following three conditions:

- ID pin is floating (bit ID\_FLOAT = 1)
- ID pin is shorted to ground (bit ID\_GND = 1)
- ID pin is connected to ground through resistor R<sub>DN(ID)</sub> (bits ID\_FLOAT and ID\_GND are logic 0).

The recommended procedure to detect the status of ID using software is:

1. When nothing is connected, ID is in the ID\_FLOAT state. Enable the ID\_FLOAT interrupt (falling edge).
2. If an interrupt occurs, read the Interrupt Latch register. If ID changes, bit ID\_FLOAT is set.
3. The software waits for sometime, for example: 100 ms, to allow mechanical debounce.
4. The software reads the Interrupt Source register, and checks bits ID\_FLOAT and ID\_GND.



The ID detector has a switch that can be used to ground pin ID. This switch is controlled by bit ID\_PULLDN of the Resistor Control register, and bits PH\_ID\_INT and PH\_ID\_ACK of the Audio Control register. See [Table 3](#).

**Table 3: ID pull-down control**

ID_PULLDN	PH_ID_ACK	PH_ID_INT	Switch between ID and GND
0	0	0	off
0	0	1	on for time $t_{Wint(ID)}$ then off; bit PH_ID_INT auto-clears to 0
0	1	0	wait for time $t_{int(ID)}$ , turn on the switch for $t_{Wint(ID)}$ then off; bit PH_ID_ACK auto-clears to 0
0	1	1	not defined
1	X	X	on

The ID detector also has a switch that is connected between the ID\_PU and  $V_{REF}$  pins. If the voltage on the ID pin is higher than the voltage on the  $V_{REF}$  pin, the switch will be turned off. Otherwise, the switch will remain on.

## 7.4 Pull-up and pull-down resistors

The DP pull-up resistor can be enabled or disabled (default enabled) using register bit DP\_PULLUP, if  $V_{BUS}$  is above  $V_{th(svc)}$ . The pull-up resistance on pin DP ( $R_{UP(DP)}$ ) must be enabled, if  $V_{CC} > V_{th(ISET)}$  and  $V_{BUS} > V_{th(svc)}$ .

To support DP Session Request Protocol (SRP), it is required that a B-device can perform DP pulsing when  $V_{BUS}$  is below the session end threshold (0.2 V to 0.8 V). If register bit DP\_SRP\_EN is set, the DP pull-up resistor will be enabled irrespective of the status of  $V_{BUS}$ .

**Table 4: DP pull-up resistor ( $R_{UP(DP)}$ ) control**

Bit		$V_{BUS} > V_{th(svc)}$	Pin		DP pull-up resistor (SW1)
DP_SRP_EN	DP_PULLUP		$V_{CC(I/O)}$ HIGH	RESET_N	
0	0	X	X	X	off
0	1	no	X	X	off
0	1	X	LOW	X	off
0	1	X	X	LOW	off
0	1	yes	HIGH	HIGH	on
1	X	X	X	HIGH	on

The pull-up resistor is context variable, as described in document *ECN\_27%\_Resistor*. The value of the pull-up resistor depends on the condition of the USB bus:

- When the bus is idle, the value of the resistor is 900  $\Omega$  to 1575  $\Omega$  (SW2 = on).
- When the bus is transmitting or receiving, the value of the resistor is 1425  $\Omega$  to 3090  $\Omega$  (SW2 = off).

DP also implements a weak pull-up resistor ( $R_{weakUP(DP)}$ ) that is controlled by bit DP\_WKPU\_EN of the Resistor Control register; see [Figure 4](#).  $R_{weakUP(DP)}$  will be connected to the DP pin (SW3 = on), if bit DP\_WKPU\_EN = 1 and the voltage on  $V_{BUS}$  is greater than  $V_{th(svc)}$ .

The DP pull-down resistor ( $R_{DN(DP)}$ ) is connected to the DP line, if bit DP\_PULLDOWN in the Resistor Control register is set.

The DM pull-down resistor ( $R_{DN(DM)}$ ) is connected to the DM line, if bit DM\_PULLDOWN in the Resistor Control register is set.




Fig 4. DP and DM pull-up and pull-down resistors.

### 7.5 Power block

The built-in DC-DC regulator conditions the input power supply ( $V_{CC}$ ) for use in the core of the ISP1109.

When  $V_{CC}$  is greater than 3.6 V, the regulator will output  $3.3 V \pm 10\%$ . When  $V_{CC}$  is less than 3.6 V, the regulator will be bypassed and pin REG3V3 will be shorted to pin  $V_{CC}$ .

The output of the regulator can be monitored on pin REG3V3. A capacitor (0.1  $\mu F$ ) will be connected to pin REG3V3.

### 7.6 Carkit DP interrupt detector

The carkit DP interrupt detector is a comparator that detects the carkit interrupt signal on the DP line in analog audio mode. Bit DP\_INT will be cleared (set to logic 0), if the voltage level on the DP line is below the carkit interrupt threshold  $V_{thPH(DP)L}$  (0.4 V to 0.6 V).

The carkit interrupt detector is enabled in audio mode only (bit AUDIO\_EN = 1).

### 7.7 Audio switches

The audio switches provide low impedance path for analog audio signals to be multiplexed on the DP and DM lines, or loopback between the MIC and SPKR lines.

There are five analog switches that are controlled by register bits. The impedance of the switches will be between 50 Ω and 150 Ω. Table 5 shows the relation between the control bits and the switches. Figure 5 shows the audio switches.

Table 5: Audio switch control

AUDIO_EN	AUDIO_MONO	S1	S2	S3
0	X	off	off	off
1	0	on	off	on
1	1	off	on	off




Fig 5. Audio switches.

### 7.8 ISET detector

The ISET detector will set the ISET pin HIGH when either of the following conditions is met:

- $ID > V_{th(ID\_FM)}$ ,  $V_{CC} > V_{th(ISET)}$  and  $V_{BUS} > V_{th(svc)}$
- DP and DM SE1 detected,  $V_{CC} > V_{th(ISET)}$  and  $V_{BUS} > V_{th(svc)}$ .

The DP and DM SE1 detector will time the length of the SE1 condition. The timer value is programmable using register bit TMR\_SE1. The timer ranges from 0 ms to 15 ms, with 1 ms interval.

The  $ID > V_{th(ID\_FM)}$  detector, and the SE1 detector (with timer) requires bias current. In Power-down mode, the bias current is turned off to minimize current  $I_{CC}$ . The bias current needs to be enabled so that the ISET detector can function as described earlier.

- If the Power-down is because  $V_{CC(I/O)}$  is disconnected, the bias will be enabled if the  $V_{BUS}$  voltage goes above the SESS\_VLD threshold.

- If the Power-down is because of the setting of register bit PWR\_DN in the Mode Control register, the bias will be enabled if the  $V_{BUS}$  voltage goes above the SESS\_VLD threshold. Note: In this case, make sure bit SESS\_VLD\_IEH in the Interrupt Enable High register is set to logic 1 before the PWR\_DN bit is set. The recommended sequences for software is:
  - a. Set bit SESS\_VLD\_IEH to logic 1
  - b. Set bit PWR\_DN to logic 1
  - c. Wait for interrupt from the ISP1109
  - d. If INT\_N is asserted, read the Interrupt Latch register
  - e. If bit SESS\_VLD\_INT is logic 1, clear bit PWR\_DN (Note: Software must clear bit PWR\_DN within 5 ms from the time pin INT\_N is asserted. For details, see [Section 10](#)).

Pin ISET will remain LOW when  $V_{CC}$  is below  $V_{th(ISET)}$ . Pin ISET can also be controlled by software through register bits. If bit ISET\_DRV\_EN is set to logic 1, the status of the ISET pin will be determined by bit ISET\_STATE.

## 7.9 USB transceiver

### 7.9.1 Differential driver

The operation of the driver is described in [Table 6](#).

**Table 6: Transceiver driver operating setting**

Pin		Pin or bit SUSPEND	Bit DAT_SE0	Differential driver
RESET_N <a href="#">[1]</a>	OE_N			
HIGH	LOW	0	0	output value from DAT/VP to DP and SE0/VM to DM
HIGH	LOW	0	1	output value from DAT/VP to DP and DM, if SE0/VM is LOW; otherwise, drive both DP and DM LOW
HIGH	LOW	1	X	output value from DAT/VP to DP and DM
HIGH	HIGH	X	X	high-Z
LOW	X	X	X	high-Z

[1] Include the internal power-on-reset pulse (active HIGH).

[Table 7](#) shows the behavior of the transmit operation in detail.

**Table 7: USB functional mode: transmit operation**

USB mode	Inputs		Outputs	
	DAT/VP	SE0/VM	DP	DM
DAT_SE0	LOW	LOW	LOW	HIGH
DAT_SE0	HIGH	LOW	HIGH	LOW
DAT_SE0	LOW	HIGH	LOW	LOW
DAT_SE0	HIGH	HIGH	LOW	LOW
VP_VM	LOW	LOW	LOW	LOW

**Table 7: USB functional mode: transmit operation...continued**

USB mode	Inputs		Outputs	
	DAT/VP	SE0/VM	DP	DM
VP_VM	HIGH	LOW	HIGH	LOW
VP_VM	LOW	HIGH	LOW	HIGH
VP_VM	HIGH	HIGH	HIGH	HIGH

**7.9.2 Differential receiver**

The operation of the differential receiver is described in [Table 8](#).

**Table 8: Differential receiver operation settings**

Pin or bit SUSPEND	Pin OE_N	Bit		Differential receiver
		DAT_SE0	BI_DI	
0	HIGH	1	0	output differential value from DP and DM to RCV
0	HIGH	1	1	output differential value from DP and DM to DAT/VP and RCV
0	HIGH	0	X	output differential value from DP and DM to RCV
X	LOW	X	X	0
1	X	X	X	X

The detailed behavior of the receive transceiver operation is shown in [Table 9](#).

**Table 9: USB functional mode: receive operation**

USB mode	Pin or bit SUSPEND	Inputs		Outputs		
		DP	DM	DAT/VP [1]	SE0/VM [1]	RCV
DAT_SE0	0	LOW	LOW	RCV	HIGH	last value of RCV
DAT_SE0	0	HIGH	LOW	HIGH	LOW	HIGH
DAT_SE0	0	LOW	HIGH	LOW	LOW	LOW
DAT_SE0	0	HIGH	HIGH	RCV	LOW	last value of RCV
DAT_SE0	1	LOW	LOW	LOW	HIGH	X
DAT_SE0	1	HIGH	LOW	HIGH	LOW	X
DAT_SE0	1	LOW	HIGH	LOW	LOW	X
DAT_SE0	1	HIGH	HIGH	HIGH	LOW	X
VP_VM	0	LOW	LOW	LOW	LOW	last value of RCV
VP_VM	0	HIGH	LOW	HIGH	LOW	HIGH
VP_VM	0	LOW	HIGH	LOW	HIGH	LOW
VP_VM	0	HIGH	HIGH	HIGH	HIGH	last value of RCV
VP_VM	1	LOW	LOW	LOW	LOW	X
VP_VM	1	HIGH	LOW	HIGH	LOW	X
VP_VM	1	LOW	HIGH	LOW	HIGH	X
VP_VM	1	HIGH	HIGH	HIGH	HIGH	X


[1] Applies only to bidirectional mode (bit BI\_DI = 1). For unidirectional mode (bit BI\_DI = 0), DAT/VP and SE0/VM are input-only pins.

### 7.10 Power-On Reset (POR)

When  $V_{CC(I/O)}$  is directly connected to the RESET\_N pin, the internal POR pulse width ( $t_{PORP}$ ) will be typically 800 ns. The pulse is started when  $V_{CC}$  rises above  $V_{POR(trip)}$  (1.5 V to 2.5 V).

To give a better view of the functionality, [Figure 6](#) shows a possible curve of  $V_{CC}$  with dips at  $t_2$  to  $t_3$  and  $t_4$  to  $t_5$ . If the dip at  $t_4$  to  $t_5$  is too short (that is,  $< 11 \mu\text{s}$ ), the internal POR pulse will not react and will remain LOW. The internal POR starts with a 1 at  $t_0$ . At  $t_1$ , the detector will see the passing of the trip level and a delay element will add another  $t_{PORP}$  before it drops to 0.

The internal POR pulse will be generated whenever  $V_{CC}$  drops below  $V_{POR(trip)}$  for more than  $11 \mu\text{s}$ .



## 8. Modes of operation

The ISP1109 supports four types of modes:

- Power modes
- Serial control modes
- USB modes
- Transparent modes.

### 8.1 Power modes

#### 8.1.1 Normal mode

In this mode, both  $V_{CC}$  and  $V_{CC(I/O)}$  are connected and their voltage levels are within the operation range ( $V_{CC} \geq 3.0$  V,  $V_{CC(I/O)} \geq 1.65$  V,  $V_{CC(I/O)} \leq V_{CC}$ ).

There are three levels of power saving schemes in the ISP1109:

- Active power mode: Power is on; all circuits are active.
- USB suspend mode: To reduce power consumption, the USB differential receiver is powered off.
- Power-down mode: Set by writing logic 1 to bit PWR\_DN of the Mode Control 2 register. The clock generator and all biasing circuits are turned off to reduce power consumption to the minimum possible; typically  $I_{CC}$  is less than 20  $\mu$ A. For details on waking up the clock, see [Section 10](#).

#### 8.1.2 Disable mode

In disable mode,  $V_{CC(I/O)}$  is cut-off and  $V_{CC}$  is powered. In this mode, the ISP1109 is in Power-down state, if  $V_{BUS}$  is below SESS\_VLD threshold (0.8 V to 2.0 V).

When  $V_{CC}$  is below threshold  $V_{th(ISET)}$ , pin ISET will remain at the LOW level.

When  $V_{BUS} > V_{th(svc)}$  and  $V_{CC}$  rises above  $V_{th(ISET)}$ , the ISP1109 will output HIGH on pin ISET, if any of the following conditions is detected:

- Voltage on pin ID is greater than  $V_{th(ID\_FM)}$
- DP and DM are single-ended one (SE1).

If the preceding condition is detected, pin ISET will be asserted within 1.5 ms when  $V_{CC}$  rises above  $V_{th(ISET)}$ .

The USB differential driver will be set in three-state as long as  $V_{CC(I/O)}$  is lost. The DP pull-up resistor ( $R_{UP(DP)}$ ) will be disconnected from the DP line. The DP weak pull-up resistor ( $R_{weakUP(DP)}$ ) will be connected if the  $V_{BUS}$  voltage is above  $V_{th(svc)}$ .

#### 8.1.3 Isolate mode

In isolate mode,  $V_{CC}$  is cut-off and  $V_{CC(I/O)}$  is powered. In this mode, the ISP1109 will drive stable level to all digital output pins, and all bidirectional digital pins will be set in three-state.

[Table 10](#) shows a summary of power modes.

Table 10: ISP1109 power modes: summary

V <sub>CC</sub>	V <sub>CC(I/O)</sub>	V <sub>BUS</sub>	PWR_DN (bit)	I <sub>CC</sub> < 20 μA	ISET (pin)	Comment
off	off	X	X	yes	high-Z	power off
off	on	X	X	yes	high-Z	isolate mode
on	off	<V <sub>th(svc)</sub>	X	yes	LOW	disable mode (Power-down)
on	off	>V <sub>th(svc)</sub>	X	no	LOW or HIGH	disable mode (ISET operation)
on	on	X	0	no	LOW or HIGH	normal mode (full operation)
on	on	X	1	yes	LOW or HIGH	normal mode (Power-down)

Table 11 shows the pin states in disable or isolate mode.

Table 11: ISP1109 pin states in disable or isolate mode

Pin name	Disable mode (V <sub>CC</sub> = on, V <sub>CC(I/O)</sub> = off)	Isolate mode (V <sub>CC</sub> = off, V <sub>CC(I/O)</sub> = on)
V <sub>CC</sub> , REG3V3	powered	not present
V <sub>CC(I/O)</sub> , V <sub>REF</sub>	not present	powered
ISET	drive HIGH or LOW	high-Z
DP	high-Z	high-Z
DM	15 kΩ pull-down enabled	high-Z
RCV	high-Z	drive LOW
VP, VM, SPI_MISO, UART_RXD	high-Z	drive HIGH
RESET_N, SPEED, SUSPEND, SPI_I2C_SEL, SPI_MOSI/I2C_SDA, SPI_CLK/I2C_CLK, SPI_CS/I2C_ADR, SE0/VM, DAT/VP, UART_TXD, INT_N	high-Z	high-Z
MIC, SPKR_R, SPKR_L, ID, V <sub>BUS</sub>	high-Z	high-Z
ID_PU	V <sub>REF</sub> (high-Z, if voltage on pin ID > V <sub>REF</sub> )	V <sub>REF</sub> (high-Z, if voltage on pin ID > V <sub>REF</sub> )

## 8.2 Serial control modes

### 8.2.1 I<sup>2</sup>C-bus mode

In I<sup>2</sup>C-bus mode, an external System-on-a-Chip (SoC) directly communicates with the serial controller through the SCL and SDA lines. The serial controller has a built-in I<sup>2</sup>C-bus slave function. An external I<sup>2</sup>C-bus master can access the internal registers of the ISP1109 through the I<sup>2</sup>C-bus interface.

The supported I<sup>2</sup>C-bus bit rate is up to 400 kbit/s. The I<sup>2</sup>C-bus device address is 010 110Xb, where X is determined by pin 13.

### 8.2.2 SPI mode

In this mode, an external SoC directly communicates with the serial controller through the SPI interface: SPI\_MOSI, SPI\_MISO, SPI\_CLK, SPI\_CS. The serial controller has a built-in SPI slave function. An external SPI master can access the internal registers of the ISP1109 through the SPI interface. The maximum SPI clock rate is 26 MHz.



### 8.3 USB modes

The four USB modes of the ISP1109 are:

- VP\_VM unidirectional mode
- VP\_VM bidirectional mode
- DAT\_SE0 unidirectional mode (default)
- DAT\_SE0 bidirectional mode.

In VP\_VM USB mode, pin DAT/VP is used for the VP function, pin SE0/VM is used for the VM function, and pin RCV is used for the RCV function.

In DAT\_SE0 USB mode, pin DAT/VP is used for the DAT function, pin SE0/VM is used for the SE0 function, and pin RCV is not used.

In unidirectional mode, pins DAT/VP and SE0/VM are always input. In bidirectional mode, the direction of these signals depends on input OE\_N.

[Table 12](#) specifies the functionality of the device during the four USB modes.

**Table 12: USB functional modes: I/O values**

USB mode <sup>[1]</sup>		Bit		Pin					
		DAT_SE0	BI_DI	OE_N	DAT/VP	SE0/VM	VP	VM	RCV
VP_VM	unidirectional	0	0	X	TxD+ <sup>[2]</sup>	TxD- <sup>[2]</sup>	RxD+ <sup>[6]</sup>	RxD- <sup>[6]</sup>	RxD <sup>[6]</sup>
	bidirectional		1	LOW	TxD+ <sup>[2]</sup>	TxD- <sup>[2]</sup>			
				HIGH	RxD+ <sup>[3]</sup>	RxD- <sup>[3]</sup>			
DAT_SE0	unidirectional	1	0	X	TxD <sup>[4]</sup>	FSE0 <sup>[5]</sup>			
	bidirectional		1	LOW	TxD <sup>[4]</sup>	FSE0 <sup>[5]</sup>			
				HIGH	RxD <sup>[6]</sup>	RSE0 <sup>[7]</sup>			

[1] Some of the modes and signals are provided to achieve backward compatibility with IP cores.

[2] TxD+ and TxD- are single-ended inputs to drive the DP and DM outputs, respectively, in single-ended mode.

[3] RxD+ and RxD- are the outputs of the single-ended receivers connected to DP and DM, respectively.

[4] TxD is the input to drive DP and DM in DAT\_SE0 mode.

[5] FSE0 is to force an SE0 on the DP and DM lines in DAT\_SE0 mode.

[6] RxD is the output of the differential receiver.

[7] RSE0 is an output, indicating that an SE0 is received on the DP and DM lines.

### 8.4 Transparent modes

#### 8.4.1 Transparent UART mode

When in transparent UART mode, an SoC (with the UART controller) communicates through the ISP1109 to another UART device that is connected to its DP and DM lines. The ISP1109 operates as logic level translator between the following pins, depending on the setting of register bit UART\_PIN\_SEL.

- If UART\_PIN\_SEL = 0 (default):
  - For the TxD signal: From UART\_TXD ( $V_{CC(I/O)}$  level) to DM (REG3V3 level)
  - For the RxD signal: From DP (REG3V3 level) to UART\_RXD (REG3V3 level).

- If UART\_PIN\_SEL = 1:
  - For the TxD signal: From SE0/VM ( $V_{CC(I/O)}$  level) to DM (REG3V3 level)
  - For the RxD signal: From DP (REG3V3 level) to DAT/VP (REG3V3 level).

The ISP1109 is in transparent UART mode, if bit UART\_EN of the Mode Control 1 register is set.

#### 8.4.2 Transparent audio mode

In transparent audio mode, the ISP1109 will disable its DP and DM driver. The carkit interrupt detector is enabled. The built-in analog switches will be tuned based on the selection of carkit audio mode:

- Stereo mode: SPKR\_L on DM and SPKR\_R on DP
- Mono and MIC mode: SPKR\_L on DM and MIC on DP.

The ISP1109 is in transparent audio mode, if bit UART\_EN of the Mode Control 1 register is cleared, and bit AUDIO\_EN of the Audio Control register is set.

#### 8.4.3 Transparent general-purpose buffer mode

In transparent general-purpose buffer mode, the DAT/VP and SE0/VM pins are connected to the DP and DM pins, respectively. Using bits TRANSP\_BDIR1 and TRANSP\_BDIR0 of the Mode Control 2 register as specified in [Table 14](#), you can control the direction of data transfer. The ISP1109 is in transparent general-purpose buffer mode if bit UART\_EN = 0, bit AUDIO\_EN = 0, and bit TRANSP\_EN = 1.

[Table 13](#) provides a summary of the device operating modes.

**Table 13: Summary of device operating modes**

Mode	Bit					Description
	UART_EN	UART_PIN_SEL	AUDIO_EN	AUDIO_MONO	TRANSP_EN	
USB mode	0	X	0	X	0	USB ATX enabled
Transparent general purpose buffer mode	0	X	0	X	1	USB ATX disabled. SE0/VM ↔ DM DAT/VP ↔ DP See <a href="#">Table 14</a>
Transparent Audio mode (stereo)	0	X	1	0	X	USB ATX disabled. SPKR_L → DM SPKR_R → DP
Transparent Audio mode (mono)	0	X	1	1	X	USB ATX disabled. SPKR_L → DM MIC ← DP
Transparent UART mode (mode 1)	1	0	X	X	X	USB ATX disabled. UART_TXD → DM UART_RXD ← DP
Transparent UART mode (mode 2)	1	1	X	X	X	USB ATX disabled. SE0/VM → DM DAT/VP ← DP

Table 14: Transparent general-purpose buffer mode

Bit TRANSP_BDIR[1:0]	Direction of the data flow	
00	DAT/VP → DP	SE0/VM → DM
01	DAT/VP → DP	SE0/VM ← DM
10	DAT/VP ← DP	SE0/VM → DM
11	DAT/VP ← DP	SE0/VM ← DM

## 9. Serial controller

### 9.1 Register map

[Table 15](#) provides an overview of the serial controller registers.

**Table 15: Register overview**

Register	Width (bits)	Access	Memory address <sup>[1]</sup>	Functionality	Reference
Vendor ID	16	R	00h to 01h	device identification registers	<a href="#">Section 9.1.1 on page 20</a>
Product ID	16	R	02h to 03h		
Version ID	16	R	14h to 15h		
Mode Control 1	8	R/S/C	<b>Set</b> — 04h <b>Clear</b> — 05h	control registers	<a href="#">Section 9.1.2 on page 21</a>
Mode Control 2	8	R/S/C	<b>Set</b> — 12h <b>Clear</b> — 13h		
Audio Control	8	R/S/C	<b>Set</b> — 16h <b>Clear</b> — 17h		
Timer Control	8	R/S/C	<b>Set</b> — 18h <b>Clear</b> — 19h		
Resistor Control	8	R/S/C	<b>Set</b> — 06h <b>Clear</b> — 07h		
Interrupt Source	8	R	<b>Read</b> — 08h	interrupt registers	<a href="#">Section 9.1.3 on page 24</a>
Interrupt Latch	8	R/S/C	<b>Set</b> — 0Ah <b>Clear</b> — 0Bh		
Interrupt Enable Low	8	R/S/C	<b>Set</b> — 0Ch <b>Clear</b> — 0Dh		
Interrupt Enable High	8	R/S/C	<b>Set</b> — 0Eh <b>Clear</b> — 0Fh		

[1] The R/S/C access type represents a field that can be read, set or cleared (set to 0). A register can be read from either of the indicated addresses—set or clear. Writing logic 1 to the set address causes the associated bit to be set. Writing logic 1 to the clear address causes the associated bit to be cleared. Writing logic 0 to an address has no effect.

#### 9.1.1 Device identification registers

##### 9.1.1.1 Vendor ID register

[Table 16](#) provides the bit description of the Vendor ID register.

**Table 16: VENDORID - Vendor ID register (address 00h to 01h) bit description**

Legend: \* reset value

Bit	Symbol	Access	Value	Description
15 to 0	VENDORID[15:0]	R	04CCh*	Philips Semiconductors' Vendor ID

##### 9.1.1.2 Product ID register

The bit description of the Product ID register is given in [Table 17](#).

**Table 17: PRODUCTID - Product ID register (address 02h to 03h) bit description**

Legend: \* reset value

Bit	Symbol	Access	Value	Description
15 to 0	PRODUCTID[15:0]	R	1109h*	Product ID of the ISP1109

**9.1.1.3 Version ID register**

[Table 18](#) shows the bit description of the register.

**Table 18: VERSIONID - Version ID register (address 14h to 15h) bit description**

Legend: \* reset value

Bit	Symbol	Access	Value	Description
15 to 0	VERSIONID[15:0]	R	0110h*	Version number of the ISP1109

**9.1.2 Control registers**

**9.1.2.1 Mode Control 1 register**

The bit allocation of the Mode Control 1 register is given in [Table 19](#).

**Table 19: Mode Control 1 register (address Set = 04h, Clear = 05h) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	UART_PIN_SEL	UART_EN	reserved		TRANSP_EN	DAT_SE0	SUSPEND	SPEED
Reset	0	0	0	0	0	1	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

**Table 20: Mode Control 1 register (address Set = 04h, Clear = 05h) bit description**

Bit	Symbol	Description
7	UART_PIN_SEL	Select UART interface pins for transparent UART mode. <b>0</b> — UART_TXD → DM; UART_RXD ← DP <b>1</b> — DAT/VP → DP; SE0/VM ← DM.
6	UART_EN	When asserted, the ATX is in transparent UART mode. <b>0</b> — UART mode is not enabled <b>1</b> — UART mode is enabled.
5 to 4	-	reserved; cleared (set to 0)
3	TRANSP_EN	When set, the ATX is in transparent mode.
2	DAT_SE0	<b>0</b> — VP_VM mode <b>1</b> — DAT_SE0 mode.
1	SUSPEND	Sets the transceiver in low power mode. <b>0</b> — Active power mode <b>1</b> — Low power mode (differential receiver is disabled if SPEED = 1).
0	SPEED	Set the rise time and the fall time of the transmit driver in USB modes. <b>0</b> — Low-speed mode <b>1</b> — Full-speed mode.

**9.1.2.2 Mode Control 2 register**

For the bit allocation of this register, see [Table 21](#).

Table 21: Mode Control 2 register (address Set = 12h, Clear = 13h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved		AUDIO_EN	TRANSP_ BDIR1	TRANSP_ BDIR0	BI_DI	SPD_SUSP_ CTRL	PWR_DN
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

Table 22: Mode Control 2 register (address Set = 12h, Clear = 13h) bit description

Bit	Symbol	Description
7 to 6	-	reserved; cleared (set to 0)
5	AUDIO_EN	Enables the ISP1109 in carkit audio mode. <b>0</b> — Audio disable: analog switches are turned off, DP_INT detector is turned off, and single-ended receivers are turned on <b>1</b> — Audio enable: analog switches are turned on, DP_INT detector is turned on, and single-ended receivers are turned off.
4 to 3	TRANSP_ BDIR[1:0]	Controls the direction of data transfer in transparent general-purpose buffer mode; see <a href="#">Table 14</a>
2	BI_DI	<b>0</b> — Direction of DAT/VP and SE0/VM are fixed (only transmit) <b>1</b> — Direction of DAT/VP and SE0/VM are controlled by OE_N.
1	SPD_SUSP_ CTRL	Controls speed and suspend in USB modes: <b>0</b> — Controlled by pins SPEED and SUSPEND <b>1</b> — Controlled by the Mode Control 1 register bits SPEED and SUSPEND.
0	PWR_DN	Set to Power-down mode; activities on pin SPI_CLK/I2C_SCL or the interrupt event can wake-up the chip; see <a href="#">Section 9</a>

### 9.1.2.3 Audio Control register

[Table 23](#) provides bit allocation of the register.

Table 23: Audio Control register (address Set = 16h, Clear = 17h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	PH_ID_ ACK	PH_ID_INT	DP_SRP_ EN	ISET_ STATE	ISET_DRV_ EN	SW_MIC_ SPKR_R	SW_MIC_ SPKR_L	AUDIO_ MONO
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

Table 24: Audio Control register (address Set = 16h, Clear = 17h) bit description

Bit	Symbol	Description
7	PH_ID_ACK	If set, wait for time $t_{int(ID)}$ , turn on the ID pull-down switch for $t_{Wint(ID)}$ , then turn off. Bit PH_ID_ACK auto-clears to 0. See <a href="#">Table 6</a> .
6	PH_ID_INT	If set, turn on the ID pull-down switch for time $t_{Wint(ID)}$ and then turn off. Bit PH_ID_INT auto-clears to 0. See <a href="#">Table 6</a> .
5	DP_SRP_EN	Enables the DP pull-up resistor ( $R_{UP(DP)}$ ). <b>0</b> — Disable; DP pull-up can only be enabled using bit DP_PULLUP when $V_{BUS}$ is above $V_{th(svc)}$ <b>1</b> — Enable; DP pull-up is connected.

**Table 24: Audio Control register (address Set = 16h, Clear = 17h) bit description...continued**

Bit	Symbol	Description
4	ISET_STATE	Determines the logic level for pin ISET when bit ISET_DRV_EN is logic 1. 0 — ISET outputs LOW 1 — ISET outputs HIGH.
3	ISET_DRV_EN	Enables software control of the state of pin ISET: 0 — Disable; the ISET output will be controlled by hardware 1 — Enable; the ISET output will be controlled by bit ISET_STATE.
2	SW_MIC_SPKR_R	Audio loopback test: 0 — Turn off the switch between the MIC and SPKR_R pins 1 — Turn on the switch between the MIC and SPKR_R pins.
1	SW_MIC_SPKR_L	Audio loopback test: 0 — Turn off the switch between the MIC and SPKR_L pins 1 — Turn on the switch between the MIC and SPKR_L pins.
0	AUDIO_MONO	Selection between stereo and mono audio modes: 0 — Stereo mode: SPKR_L ↔ DM, SPKR_R ↔ DP 1 — Mono mode: SPKR_L ↔ DM, MIC ↔ DP.

**9.1.2.4 Timer Control register (S/C: 18h/19h)**

The bit allocation of the Timer Control register is given in [Table 25](#).

**Table 25: Timer Control register (address Set = 18h, Clear = 19h) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	TMR_SE1[3:0]				reserved			
Reset	0	0	0	1	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

**Table 26: Timer Control register (address Set = 18h, Clear = 19h) bit description**

Bit	Symbol	Description
7 to 4	TMR_SE1[3:0]	Program the timer value to detect SE1 on the DP and DM lines. The interval is 1 ms (Default value = 1 ms).
3 to 0	-	reserved

**9.1.2.5 Resistor Control register**

[Table 27](#) shows the bit allocation of the Resistor Control register.

**Table 27: Resistor Control register (address Set = 06h, Clear = 07h) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	VBUS_CHRG	VBUS_DISCHRG	reserved	ID_PULL_DN	DM_PULL_DOWN	DP_PULL_DOWN	DP_WKPU_EN	DP_PULL_UP
Reset	0	0	0	0	0	0	1	1
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

**Table 28: Resistor Control register (address Set = 06h, Clear = 07h) bit description**

Bit	Symbol	Description
7	VBUS_CHRG	Charge $V_{BUS}$ through a pull-up resistor ( $R_{UP(VBUS)}$ ) that is connected to REG3V3. <b>0</b> — Disconnect the resistor <b>1</b> — Connect the resistor.
6	VBUS_DISCHRG	Discharge $V_{BUS}$ through a pull-down resistor ( $R_{DN(VBUS)}$ ). <b>0</b> — Disconnect the resistor <b>1</b> — Connect the resistor.
5	reserved	reserved; cleared (set to 0)
4	ID_PULLDN	Connect pin ID to ground. See <a href="#">Table 6</a> . <b>0</b> — Disconnected <b>1</b> — Connected.
3	DM_PULLDOWN	Connect the DM pull-down resistor ( $R_{DN(DM)}$ ). <b>0</b> — DM pull-down resistor is disconnected <b>1</b> — DM pull-down resistor is connected.
2	DP_PULLDOWN	Connect the DP pull-down resistor ( $R_{DN(DP)}$ ). <b>0</b> — DP pull-down resistor is disconnected <b>1</b> — DP pull-down resistor is connected.
1	DP_WKPU_EN	Connect the DP weak pull-up resistor ( $R_{weakUP(DP)}$ ). <b>0</b> — DP weak pull-up resistor is disconnected <b>1</b> — DP weak pull-up resistor is connected.
0	DP_PULLUP	Connect the DP pull-up resistor ( $R_{UP(DP)}$ ). The pull-up resistor will be connected to the DP line only when $V_{BUS} > V_{th(svc)}$ . <b>0</b> — DP pull-up resistor is disconnected <b>1</b> — DP pull-up resistor is connected, if $V_{BUS} > V_{th(svc)}$ .

### 9.1.3 Interrupt registers

#### 9.1.3.1 Interrupt Source register

[Table 29](#) shows the bit allocation of this register that indicates the current state of the signals that can generate an interrupt.

**Table 29: Interrupt Source register (address 08h) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	DP_INT	reserved	ID_FLOAT	SE1	ID_GND	DP_HI	SESS_VLD	VBUS_DET
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R



Table 30: Interrupt Source register (address 08h) bit description

Bit	Symbol	Description
7	DP_INT	Set to logic 1 when the DP voltage is higher than carkit interrupt threshold $V_{th(DP)L}$ (0.4 V to 0.6 V). <b>0</b> — Voltage on DP is below $V_{th(DP)L}$ <b>1</b> — Voltage on DP is above $V_{th(DP)L}$ .
6	-	reserved
5	ID_FLOAT	Indicates the status of pin ID: <b>0</b> — ID pin is not floating <b>1</b> — ID pin is floating.
4	SE1	DP and DM SE1 detected. The period of SE1 needed is controlled by TMR_SE1 bits. <b>0</b> — SE1 is not detected <b>1</b> — SE1 is detected.
3	ID_GND	Indicates the status of pin ID: <b>0</b> — ID pin is not grounded <b>1</b> — ID pin is grounded.
2	DP_HI	DP single-ended receiver output: <b>0</b> — LOW <b>1</b> — HIGH.
1	SESS_VLD	$V_{BUS}$ session valid detector: <b>0</b> — $V_{BUS}$ is lower than $V_{th(svc)}$ <b>1</b> — $V_{BUS}$ is higher than $V_{th(svc)}$ .
0	VBUS_DET	$V_{BUS}$ HIGH detector: <b>0</b> — $V_{BUS}$ is lower than $V_{th(VBUS\_HI)}$ <b>1</b> — $V_{BUS}$ is higher than $V_{th(VBUS\_HI)}$ .

### 9.1.3.2 Interrupt Latch register

This register indicates the source that generates an interrupt. For bit allocation, see [Table 31](#).

Table 31: Interrupt Latch register (address Set = 0Ah, Clear = 0Bh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	DP_INT_INT	reserved	ID_FLOAT_INT	SE1_INT	ID_GND_INT	DP_HI_INT	SESS_VLD_INT	VBUS_DET_INT
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

Table 32: Interrupt Latch register (address Set = 0Ah, Clear = 0Bh) bit description

Bit	Symbol	Description
7	DP_INT_INT	<b>0</b> — No interrupt <b>1</b> — Interrupt on the DP_INT status change.

**Table 32: Interrupt Latch register (address Set = 0Ah, Clear = 0Bh) bit description...continued**

Bit	Symbol	Description
6	-	reserved
5	ID_FLOAT_INT	0 — No interrupt 1 — Interrupt on the ID_FLOAT status change.
4	SE1_INT	0 — No interrupt 1 — Interrupt on the SE1 status change.
3	ID_GND_INT	0 — No interrupt 1 — Interrupt on the ID_GND status change.
2	DP_HI_INT	0 — No interrupt 1 — Interrupt on the DP_HI status change.
1	SESS_VLD_INT	0 — No interrupt 1 — Interrupt on the SESS_VLD status change.
0	VBUS_DET_INT	0 — No interrupt 1 — Interrupt on the VBUS_DET status change.

**9.1.3.3 Interrupt Enable Low register**

The bits in this register enable interrupts when the corresponding bits in the Interrupt Source register changes from logic 1 to logic 0.

[Table 33](#) shows the bit allocation of the register.

**Table 33: Interrupt Enable Low register (address Set = 0Ch, Clear = 0Dh) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	DP_INT_IEL	reserved	ID_FLOAT_IEL	SE1_IEL	ID_GND_IEL	DP_HI_IEL	SESS_VLD_IEL	VBUS_DET_IEL
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

**Table 34: Interrupt Enable Low register (address Set = 0Ch, Clear = 0Dh) bit description**

Bit	Symbol	Description
7	DP_INT_IEL	0 — Disable 1 — Enable.
6	-	reserved
5	ID_FLOAT_IEL	0 — Disable 1 — Enable.
4	SE1_IEL	0 — Disable 1 — Enable.
3	ID_GND_IEL	0 — Disable 1 — Enable.
2	DP_HI_IEL	0 — Disable 1 — Enable.
1	SESS_VLD_IEL	0 — Disable 1 — Enable.
0	VBUS_DET_IEL	0 — Disable 1 — Enable.

### 9.1.3.4 Interrupt Enable High register

The bit allocation of the register is given in [Table 35](#). The bits in this register enable interrupts when the corresponding bits in the Interrupt Source register changes from logic 0 to logic 1.

**Table 35: Interrupt Enable High register (address Set = 0Eh, Clear = 0Fh) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	DP_INT_IEH	reserved	ID_FLOAT_IEH	SE1_IEH	ID_GND_IEH	DP_HI_IEH	SESS_VLD_IEH	VBUS_DET_IEH
Reset	0	0	0	0	0	0	0	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

**Table 36: Interrupt Enable High register (address Set = 0Eh, Clear = 0Fh) bit description**

Bit	Symbol	Description
7	DP_INT_IEH	<b>0</b> — Disable <b>1</b> — Enable.
6	-	reserved
5	ID_FLOAT_IEH	<b>0</b> — Disable <b>1</b> — Enable.
4	SE1_IEH	<b>0</b> — Disable <b>1</b> — Enable.
3	ID_GND_IEH	<b>0</b> — Disable <b>1</b> — Enable.
2	DP_HI_IEH	<b>0</b> — Disable <b>1</b> — Enable.
1	SESS_VLD_IEH	<b>0</b> — Disable <b>1</b> — Enable.
0	VBUS_DET_IEH	<b>0</b> — Disable <b>1</b> — Enable.

## 9.2 Interrupts

Any of the Interrupt Source register signals given in [Table 29](#) can generate an interrupt when the signal becomes either LOW or HIGH. After an interrupt is generated, the SoC can read the status of each signal and the bit that indicates whether or not that signal generated the interrupt.

A bit in the Interrupt Latch register is set when any of these occurs:

- Writing logic 1 to its set address causes the corresponding bit to be set.
- The corresponding bit in the Interrupt Enable High register is set, and the associated signal changes from LOW-to-HIGH.
- The corresponding bit in the Interrupt Enable Low register is set, and the associated signal changes from HIGH-to-LOW.

## 9.3 SPI interface

### 9.3.1 Pinout description

The SPI interface consists of four signals as given in [Table 37](#).

**Table 37: SPI interface pin description**

Pin name	Description
SPI_MOSI	serial data input line
SPI_MISO	serial data output line
SPI_CLK	clock input line
SPI_CS	clock enable line (active HIGH)

### 9.3.2 Interface overview

The SPI interface has the following characteristics:

- The maximum clock rate is 26 MHz.
- Data is transmitted, most significant bit first. Each data field consists of a total of 32 bits.
- The data and SPI\_CLK signals are ignored, if SPI\_CS is LOW. SPI\_MISO is set to three-state, if SPI\_CS is programmed LOW.
- SPI\_CS is active (HIGH) only during the serial data transmission.
- All input data is sampled at the rising edge of the SPI\_CLK signal. Any transition on SPI\_MOSI must occur at least 5 ns before the rising edge of SPI\_CLK and remain stable for at least 5 ns after the rising edge of SPI\_CLK.
- All output data is updated at the rising edge of the SPI\_CLK signal. Any transition on SPI\_MISO must occur at least 5 ns before the rising edge of SPI\_CLK and remain stable for at least 19.23 ns after the rising edge of SPI\_CLK.
- SPI\_CS must be active (HIGH) at least 5 ns before the rising edge of the first SPI\_CLK signal, and must remain active (HIGH) at least 61.5 ns after the last falling edge of SPI\_CLK.
- Coincident rising or falling edge of SPI\_CLK and SPI\_CS are not allowed.
- If SPI\_CS goes LOW before enough bits are sent, then the data bits sent are ignored.
- When SPI\_CS goes LOW to complete the SPI operation, the next rising edge of SPI\_CS must be delayed by at least 30 ns.

### 9.3.3 Interface protocol description

The SPI port is configured to use 32-bit serial data words, using 1 bit for R/W, 5 bits for address, 1 bit for null, and 25 bits for data.

For each SPI transfer, a one is written to pin SPI\_MOSI, if this SPI transfer is to be a write. A zero is written to the pin, if this is to be a read-only command. If a zero is written, then any data sent after the address bits is ignored and the internal contents of the field addressed do not change when the 32<sup>nd</sup> SPI\_CLK is sent. Next, the 5-bit address is written to pin SPI\_MOSI MSB first. Finally, data bits are written to the pin MSB first. Once all the data bits are written, data is transferred to the actual registers on the 32<sup>nd</sup> SPI\_CLK. SPI\_CS must go LOW and return to HIGH to start the next SPI data transfer.

To read a field of data, pin SPI\_MISO will output the data field pointed to by the five address bits loaded at the beginning of the SPI sequence.

Figure 7 shows the details of an SPI transfer.




Fig 7. SPI transfer.

Figure 8 shows a multiple read and write by using the SPI bus.




Fig 8. SPI multiple read and write.

## 9.4 I<sup>2</sup>C-bus protocol

For detailed information, refer to *The I<sup>2</sup>C-bus Specification; Version 2.1*.

### 9.4.1 I<sup>2</sup>C-bus byte transfer format

Table 38: I<sup>2</sup>C-bus byte transfer format

S [1]	Byte 1	A [2]	Byte 2	A [2]	Byte 3	A [2]	..	A [2]	P [3]
	8 bits		8 bits		8 bits		..		

[1] S = Start.

[2] A = Acknowledge.

[3] P = Stop.

### 9.4.2 I<sup>2</sup>C-bus device address

Table 39: I<sup>2</sup>C-bus slave address bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	A6	A5	A4	A3	A2	A1	A0	R/W_N
Value	0	1	0	1	1	0	[1]	X

[1] Determined by logic level on pin I2C\_ADR: LOW = 0, HIGH = 1.

Table 40: I<sup>2</sup>C-bus slave address bit description

Bit	Symbol	Description
7 to 1	A[6:0]	<b>Device address:</b> The device address of the ISP1109 is: 01 0110 (A0).
0	R/W_N	Read or write command. <b>0</b> — write <b>1</b> — read.

### 9.4.3 Write format

A write operation can be performed as:

- One-byte write to the specified register address
- Multiple-byte write to N consecutive registers, starting from the specified start address. N defines the number of registers to write to. If N = 1, only the start register is written.

#### 9.4.3.1 One-byte write

[Table 41](#) describes the transfer format for a one-byte write.

Table 41: Transfer format description for a one-byte write

Byte	Description
S	master starts with a START condition
Device select	master transmits device address and write command bit R/W = 0
ACK	slave generates an acknowledgment
Register address K	master transmits address of register K
ACK	slave generates an acknowledgment
Write data K	master writes data to register K
ACK	slave generates an acknowledgment
P	master generates a STOP condition

#### 9.4.3.2 Multiple-byte write

[Table 42](#) describes the transfer format for a multiple-byte write.

Table 42: Transfer format description for a multiple-byte write

Byte	Description
S	master starts with a START condition
Device select	master transmits device address and write command bit R/W = 0
ACK	slave generates an acknowledgment

Table 42: Transfer format description for a multiple-byte write...continued

Byte	Description
Register address K	master transmits address of register K. This is the start address for writing multiple data bytes to consecutive registers. After a byte is written, the register address is automatically incremented by 1. <b>Remark:</b> If the master writes to a nonexistent register, the slave must send a 'not ACK' and also must not increment the index address.
ACK	slave generates an acknowledgment
Write data K	master writes data to register K
ACK	slave generates an acknowledgment
Write data K + 1	master writes data to register K + 1
ACK	slave generates an acknowledgment
:	:
Write data K + N - 1	master writes data to register K + N - 1. When the incremented address K + N - 1 becomes > 255, the register address rolls over to 0. Therefore, it is possible that some registers may be overwritten, if the transfer is not stopped before the rollover.
ACK	slave generates an acknowledgment
P	master generates a STOP condition

Figure 9 illustrates the write format for a one-byte write and a multiple-byte write.




Fig 9. Writing data to the ISP1109 registers.

#### 9.4.4 Read format

A read operation can be performed in two ways:

- Current address read: to read the register at the current address.
  - Single-register read.
- Random address read: to read N registers starting at a specified address. N defines the number of registers to be read. If N = 1, only the start register is read.
  - Single-register read

- Multiple-register read.

9.4.4.1 Current address read

The transfer format description for a current address read is given in [Table 43](#). For illustration, see [Figure 10](#).

Table 43: Transfer format description for current address read

Byte	Description
S	master starts with a START condition
Device select	master transmits device address and read command bit R/W = 1
ACK	slave generates an acknowledgment
Read data K	slave transmits and master reads data from register K. If the start address is not specified, the read operation starts from where the index register is pointing to because of a previous read or write operation.
No ACK	master terminates the read operation by generating a No Acknowledge
P	master generates a stop condition




Fig 10. Current address read.

9.4.4.2 Random address read—Single read

[Table 44](#) describes the transfer format for a single-byte read. [Figure 11](#) illustrates the byte sequence.

Table 44: Transfer format description for single-byte read

SDA line	Description
S	master starts with a START condition
Device select	master transmits device address and write command bit R/W = 0
ACK	slave generates an acknowledgment
Register address K	master transmits (start) address of register K to be read from
ACK	slave generates an acknowledgment
S	master restarts with a START condition
Device select	master transmits device address and read command bit R/W = 1
ACK	slave generates an acknowledgment
Read data K	slave transmits and master reads data from register K
No ACK	master terminates the read operation by generating a No Acknowledge
P	master generates a STOP condition


9.4.4.3 Random address read—Multiple read

The transfer format description for a multiple-byte read is given in [Table 45](#). [Figure 11](#) illustrates the byte sequence.



**Table 45: Transfer format description for a multiple-byte read**

SDA line	Description
S	master starts with a START condition
Device select	master transmits device address and write command bit R/W = 0
ACK	slave generates an acknowledgment
Register address K	master transmits (start) address of register K to be read from
ACK	slave generates an acknowledgment
S	master restarts with a START condition
Device select	master transmits device address and read command bit R/W = 1
ACK	slave generates an acknowledgment
Read data K	slave transmits and master reads data from register K. After a byte is read, the address is automatically incremented by 1.
ACK	slave generates an acknowledgment
Read data K + 1	slave transmits and master reads data from register K + 1
ACK	slave generates an acknowledgment
:	:
Read data K + N - 1	slave transmits and master reads data register K + N - 1. This is the last register to read. After incrementing, the address rolls over to 0. Here, N represents the number of addresses available in the slave.
No ACK	master terminates the read operation by generating a No Acknowledge
P	master generates a STOP condition



**Fig 11. Random address read.**

## 10. Clock wake-up scheme

This section explains the ISP1109 clock stop timing, events triggering the clock to wake up, and the timing of the clock wake-up.

## 10.1 Power-down event

If  $V_{CC(I/O)}$  is not present and the  $V_{BUS}$  voltage is below the  $SESS\_VLD$  threshold (0.8 V to 2.0 V), the ISP1109 is in Power-down mode and internal clocks are turned off. The internal clock—LazyClock or I<sup>2</sup>C-bus clock or both—is stopped when bit  $PWR\_DN$  is set. It takes approximately 8 ms for the clock to stop from the time the Power-down condition is detected.

If SPI mode is selected, a register read or write access is normal, as when in Power-down mode. If I<sup>2</sup>C-bus mode is selected, the internal clock must first be woken up before any register read or write operation.

## 10.2 Clock wake-up event

The clock wakes up when any of the following events occurs on ISP1109 pins:

- Pin  $SPI\_CLK/I2C\_SCL$  goes LOW, if I<sup>2</sup>C-bus mode is selected (pin  $SPI\_I2C\_SEL$  is HIGH).
- Pin  $V_{BUS}$  goes above the session valid threshold (0.8 V to 2.0 V), provided bit  $SESS\_VLD\_IEH$  of the Interrupt Enable High register is set.
- Status bit  $ID\_FLOAT$  changes from logic 1 to logic 0, provided bit  $ID\_FLOAT\_IEL$  of the Interrupt Enable Low register is set.
- Status bit  $ID\_FLOAT$  changes from logic 0 to logic 1, provided bit  $ID\_FLOAT\_IEH$  of the Interrupt Enable High register is set.
- Status bit  $SE1$  changes from logic 0 to logic 1, provided bit  $SE1\_IEH$  of the Interrupt Enable High register is set.


The event triggers the clock to start. A stable clock is guaranteed within 100  $\mu$ s.

When an event is triggered and the clock is started, it will remain active for approximately 8 ms. If bit  $PWR\_DN$  is not cleared within this 8 ms period, the clock will stop. If the clock wakes up because of any event other than  $SPI\_CLK/I2C\_SCL$  going LOW, an interrupt will be generated once the clock is active.

# 11. Electro-Static Discharge (ESD)

## 11.1 ESD protection

The pins that are connected to the USB connector—DP, DM, ID,  $V_{BUS}$ ,  $V_{CC}$ , GNDA and GNDD—have a minimum of  $\pm 12$  kV ESD protection. The  $\pm 12$  kV measurement is limited by the test equipment. Capacitors of 4.7  $\mu$ F connected from REG3V3 to GNDA and  $V_{BUS}$  to GNDA are required to achieve this  $\pm 12$  kV ESD protection. See [Figure 12](#).



### 11.2 ESD test conditions

A detailed report on test setup and results is available on request.

## 12. Limiting values

**Table 46: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
<b>Voltage</b>					
$V_{CC}$	supply voltage		-0.5	+7.0	V
$V_{CC(I/O)}$	I/O supply voltage		-0.5	+4.6	V
$V_I$	input voltage		[1] -0.5	$V_{CC(I/O)} + 0.5$ V	V
$V_{BUS}$	$V_{BUS}$ input voltage		-0.5	+7.0	V
$V_{I(ID)}$	ID input voltage		-0.5	+5.5	V
$V_{esd}$	electrostatic discharge voltage	$I_{LI} < 1 \mu\text{A}$			
		pins DP, DM, ID, $V_{BUS}$ , $V_{CC}$ , GNDA and GNDD	[2] [3] -12	+12	kV
		all other pins	-2	+2	kV
<b>Current</b>					
$I_{lu}$	latch-up current		-	100	mA

[1] Input voltage on all digital pins.

[2] Testing equipment limits measurement to only  $\pm 12$  kV. 4.7  $\mu\text{F}$  capacitors needed on  $V_{BUS}$  and REG3V3 (see [Section 11](#)).

[3] Equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  resistor (Human Body Model).

## 13. Recommended operating conditions

**Table 47: Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Voltage</b>						
$V_{CC}$	supply voltage		3.0	-	5.25	V
$V_{CC(I/O)}$	I/O supply voltage		[1] 1.65	-	3.6	V
$V_{REF}$	audio supply voltage		2.65	-	3.0	V
$V_I$	input voltage		[2] 0	-	$V_{CC(I/O)}$	V
$V_{I(A/I/O)}$	input voltage on analog I/O pins DP and DM		0	-	3.6	V
$V_{O(OD)}$	open-drain output pull-up voltage		1.65	-	3.6	V
<b>Temperature</b>						
$T_{amb}$	ambient temperature		-40	-	+85	$^{\circ}\text{C}$

[1]  $V_{CC(I/O)}$  must be less than or equal to  $V_{CC}$ .

[2] Input voltage on all digital pins.

## 14. Static characteristics

**Table 48: Static characteristics: supply pins**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Voltage</b>						
$V_{O(REG3V3)}$	regulated supply voltage output	$I_{LOAD} \leq 300\text{ }\mu\text{A}$	[1] 3.0	3.3	3.6	V
<b>Current</b>						
$I_{CC}$	operating supply current	transmitting and receiving at 12 Mbit/s; $C_L = 50\text{ pF}$ on pins DP and DM	[2] -	4	8	mA
$I_{CC(I/O)}$	operating I/O supply current	transmitting and receiving at 12 Mbit/s	[2] -	1	2	mA
$I_{CC(I/O)(isolate)}$	isolate mode I/O supply current	$V_{CC}$ not connected	-	-	10	$\mu\text{A}$
$I_{CC(idle)}$	supply current during full-speed idle and SE0	idle: $V_{DP} > 2.7\text{ V}$ , $V_{DM} < 0.3\text{ V}$ ; SE0: $V_{DP} < 0.3\text{ V}$ , $V_{DM} < 0.3\text{ V}$	[3] -	-	300	$\mu\text{A}$
$I_{CC(I/O)(static)}$	static I/O supply current	idle, SE0 or suspend	-	-	20	$\mu\text{A}$
$I_{CC(pd)}$	Power-down mode supply current	bit PWR_DN = 1 or $V_{CC(I/O)} = 0\text{ V}$	[3] -	-	20	$\mu\text{A}$
$I_{VREF}$	supply current on pin $V_{REF}$		-	-	100	$\mu\text{A}$

[1] In Power-down mode, the minimum voltage is 2.7 V.

[2] Maximum value characterized only, not tested in production. Typical value measured at  $V_{CC} = 5\text{ V}$ ,  $V_{CC(I/O)} = 1.8\text{ V}$  and  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .

[3] Excluding any load current to the 1.5 k $\Omega$  and 15 k $\Omega$  pull-up and pull-down resistors (200  $\mu\text{A}$  typical).

**Table 49: Static characteristics: digital pins (except for ISET)**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Input level voltage</b>						
$V_{IL}$	LOW-level input voltage		-	-	$0.3V_{CC(I/O)}$	V
$V_{IH}$	HIGH-level input voltage		$0.6V_{CC(I/O)}$	-	-	V
<b>Output level voltage</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 2\text{ mA}$	-	-	0.4	V
		$I_{OL} = 100\text{ }\mu\text{A}$	-	-	0.15	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = 2\text{ mA}$	[1] $V_{CC(I/O)} - 0.4\text{ V}$	-	-	V
		$I_{OH} = 100\text{ }\mu\text{A}$	$V_{CC(I/O)} - 0.15\text{ V}$	-	-	V
<b>Leakage current</b>						
$I_{LI}$	input leakage current		[2] -1	-	+1	$\mu\text{A}$
<b>Open-drain output current</b>						
$I_{OZ}$	OFF-state output current		-5	-	+5	$\mu\text{A}$
<b>Capacitance</b>						
$C_{IN}$	input capacitance	pin to GND	-	-	10	pF

[1] Not applicable for open-drain outputs.

[2]  $V_{CC(I/O)}$  is not greater than  $V_{O(REG3V3)}$ .

**Table 50: Static characteristics: digital pin ISET** $V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Voltage</b>						
$V_{th(ISET)}$	$V_{CC}$ threshold voltage for ISET function		1.5	-	2.5	V
$V_{OH(ISET)}$	$V_{OH}$ on pin ISET	$V_{CC} \geq 3.0\text{ V}$	2.4	-	-	V
		$V_{CC} < 3.0\text{ V}$	$0.8V_{CC}$	-	-	V
<b>Timing</b>						
$t_{d(ISET)}$	time from ISET condition to the ISET pin HIGH		-	-	1.5	ms

**Table 51: Static characteristics: analog I/O pins DP and DM** $V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Input level voltage</b>						
$V_{DI}$	differential input sensitivity	$ V_{DP} - V_{DM} $	0.2	-	-	V
$V_{CM}$	differential common mode voltage	includes $V_{DI}$ range	0.8	-	2.5	V
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
<b>Output level voltage</b>						
$V_{OL}$	LOW-level output voltage	$R_L$ of 1.5 k $\Omega$ to +3.6 V	-	-	0.3	V
$V_{OH}$	HIGH-level output voltage	$R_L$ of 15 k $\Omega$ to GND	2.8	-	3.6	V
<b>Voltage</b>						
$V_{th(DP)L}$	DP LOW threshold		0.4	-	0.6	V
$V_{TERM}$	termination voltage for the upstream port pull-up resistor ( $R_{PU}$ )		3.0	-	3.6	V
<b>Leakage current</b>						
$I_{LZ}$	OFF-state leakage current		-1	-	+1	$\mu\text{A}$
<b>Capacitance</b>						
$C_{IN}$	input capacitance	pin to GNDA	-	-	10	pF
<b>Resistance</b>						
$R_{PD}$	pull-down resistance on pins DP and DM		14.25	-	24.8	k $\Omega$
$R_{UP(DP)}$	pull-up resistance on pin DP	bus idle	900	-	1575	$\Omega$
		bus driven	1425	-	3090	$\Omega$
$R_{weakUP(DP)}$	weak pull-up resistance on pin DP		91	-	169	k $\Omega$
$Z_{DRV}$	driver output impedance	steady-state drive	[1] 34	-	44	$\Omega$
$Z_{INP}$	input impedance		10	-	-	M $\Omega$

[1] Includes external series resistors of 33  $\Omega \pm 1\%$  each on DP and DM.

**Table 52: Static characteristics: analog I/O pins ID and ID\_PU** $V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Voltage</b>						
$V_{th(ID\_GND)}$	ID_GND comparator threshold		0.2	-	0.8	V
$V_{th(ID\_FLOAT)}$	ID_FLOAT comparator threshold		2.0	-	$V_{O(REG3V3)} - 0.2\text{ V}$	V
$V_{th(ID\_FM)}$	ID factory mode detector threshold		3.0	-	3.8	V
<b>Resistance</b>						
$R_{PU\_ID}$	ID pull-up switch impedance between pins ID_PU and $V_{REF}$		-	-	500	$\Omega$
$R_{PD\_ID}$	ID impedance to GND	bit ID_PULLDOWN = 1	-	-	50	$\Omega$

**Table 53: Static characteristics: analog I/O pin  $V_{BUS}$**  $V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Voltage</b>						
$V_{th(VBUS\_HI)}$	$V_{BUS}$ detector		3.0	-	3.8	V
$V_{th(svc)}$	$V_{BUS}$ session valid comparator threshold		0.8	-	2.0	V
$V_{hys(svc)}$	$V_{BUS}$ session valid comparator hysteresis		-	200	-	mV
<b>Resistance</b>						
$R_{UP(VBUS)}$	pull-up resistance on pin $V_{BUS}$	connect to REG3V3 when $V_{BUS\_CHRG} = 1$	460	-	1000	$\Omega$
$R_{DN(VBUS)}$	pull-down resistance on pin $V_{BUS}$	connect to GND when $V_{BUS\_DISCHRG} = 1$	660	-	1200	$\Omega$

**Table 54: Static characteristics: analog I/O pins SPKR\_L, SPKR\_R and MIC** $V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Capacitance</b>						
$C_{IN}$	input capacitance	pin to GNDA	-	-	10	pF
<b>Impedance</b>						
$Z_{asw(on)}$	audio switch ON state impedance	0 kHz to 20 kHz	50	-	150	$\Omega$
$Z_{asw(off)}$	audio switch OFF state impedance	0 kHz to 20 kHz	2	-	-	M $\Omega$

## 15. Dynamic characteristics

**Table 55: Dynamic characteristics: reset and clock**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Reset</b>						
$t_{W(\text{RESET\_N})}$	pulse width on input RESET_N		10	-	-	$\mu\text{s}$
<b>Internal clock</b>						
$f_{\text{clk}}$	clock frequency	bit GLOBAL_PWR_DN = 0	70	100	130	kHz

**Table 56: Dynamic characteristics: bus turnaround timing (USB bidirectional mode)**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $C_L = 50\text{ pF}$ ;  $R_{PU} = 1.5\text{ k}\Omega$  on DP to  $V_{\text{TERM}}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{\text{TOI}}$	bus turnaround time (OE_N to DAT/VP and SE0/VM)	output-to-input; see <a href="#">Figure 17</a>	0	-	5	ns
$t_{\text{TIO}}$	bus turnaround time (OE_N to DAT/VP and SE0/VM)	input-to-output; see <a href="#">Figure 17</a>	0	-	5	ns

**Table 57: Dynamic characteristics: analog I/O pins DP and DM**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $C_L = 50\text{ pF}$ ;  $R_{PU} = 1.5\text{ k}\Omega$  on DP to  $V_{\text{TERM}}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Driver characteristics</b>						
$t_{\text{FR}}$	rise time	$C_L = 50\text{ pF to }125\text{ pF}$ ; 10 % to 90 % of $ V_{\text{OH}} - V_{\text{OL}} $ ; see <a href="#">Figure 13</a>	4	-	20	ns
$t_{\text{FF}}$	fall time	$C_L = 50\text{ pF to }125\text{ pF}$ ; 90 % to 10 % of $ V_{\text{OH}} - V_{\text{OL}} $ ; see <a href="#">Figure 13</a>	4	-	20	ns
FRFM	differential rise time and fall time matching ( $t_{\text{FR}}/t_{\text{FF}}$ )	excluding the first transition from the idle state	90	-	111.1	%
$V_{\text{CRS}}$	output signal crossover voltage	excluding the first transition from the idle state; see <a href="#">Figure 14</a>	<a href="#">1</a> 1.3	-	2.0	V

### Driver timing

$t_{\text{PLH(drv)}}$	propagation delay (DAT/VP, SE0/VM to DP, DM)	LOW-to-HIGH; see <a href="#">Figure 14</a> and <a href="#">Figure 21</a>	-	-	18	ns
$t_{\text{PHL(drv)}}$	propagation delay (DAT/VP, SE0/VM to DP, DM)	HIGH-to-LOW; see <a href="#">Figure 14</a> and <a href="#">Figure 21</a>	-	-	18	ns
$t_{\text{PHZ}}$	disable delay (OE_N to DP, DM)	HIGH-to-OFF; see <a href="#">Figure 15</a> and <a href="#">Figure 22</a>	-	-	15	ns
$t_{\text{PLZ}}$	disable delay (OE_N to DP, DM)	LOW-to-OFF; see <a href="#">Figure 15</a> and <a href="#">Figure 22</a>	-	-	15	ns
$t_{\text{PZH}}$	enable delay (OE_N to DP, DM)	OFF-to-HIGH; see <a href="#">Figure 15</a> and <a href="#">Figure 22</a>	-	-	15	ns
$t_{\text{PZL}}$	enable delay (OE_N to DP, DM)	OFF-to-LOW; see <a href="#">Figure 15</a> and <a href="#">Figure 22</a>	-	-	15	ns



**Table 57: Dynamic characteristics: analog I/O pins DP and DM...continued**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $C_L = 50\text{ pF}$ ;  $R_{PU} = 1.5\text{ k}\Omega$  on DP to  $V_{TERM}$ ;  $T_{amb} = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Receiver timing</b>						
<b>Differential receiver</b>						
$t_{PLH(rcv)}$	propagation delay (DP, DM to RCV)	LOW-to-HIGH; see <a href="#">Figure 16</a> and <a href="#">Figure 23</a>	-	-	15	ns
$t_{PHL(rcv)}$	propagation delay (DP, DM to RCV)	HIGH-to-LOW; see <a href="#">Figure 16</a> and <a href="#">Figure 23</a>	-	-	15	ns
<b>Single-ended receiver</b>						
$t_{PLH(se)}$	propagation delay (DP, DM to VP and DAT/VP, VM and SE0/VM)	LOW-to-HIGH; see <a href="#">Figure 16</a> and <a href="#">Figure 23</a>	-	-	18	ns
$t_{PHL(se)}$	propagation delay (DP, DM to VP and DAT/VP, VM and SE0/VM)	HIGH-to-LOW; see <a href="#">Figure 16</a> and <a href="#">Figure 23</a>	-	-	18	ns

[1] Characterized only; not tested. Limits guaranteed by design.

**Table 58: Dynamic characteristics: analog I/O pin ID**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $C_L = 50\text{ pF}$ ;  $R_{PU} = 1.5\text{ k}\Omega$  on DP to  $V_{TERM}$ ;  $T_{amb} = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{Wint(ID)}$	ID interrupt pulse width		4	-	8	ms
$t_{int(ID)}$	ID interrupt wait time		4	-	8	ms

**Table 59: Dynamic characteristics: audio switches**

$V_{CC} = 3.0\text{ V to }5.25\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $C_L = 50\text{ pF}$ ;  $R_{PU} = 1.5\text{ k}\Omega$  on DP to  $V_{TERM}$ ;  $T_{amb} = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PSRR	Power Supply Rejection Ratio; see <a href="#">Section 17.1</a>	noise on $V_{CC}$ : $V_{(p-p)} = 0.5\text{ V}$ , $f = 217\text{ Hz}$ , 20 Hz to 20 kHz	[1]	-	-80	dB
		noise on $V_{REF}$ : $V_{(p-p)} = 50\text{ mV}$ , $f = 20\text{ Hz to }20\text{ kHz}$	[1]	-	-45	dB
$\alpha_{ct(audio)}$	crosstalk audio; see <a href="#">Section 17.2</a>	$V_{(p-p)} = 1\text{ V}$ , $f = 1\text{ kHz}$	[1]	-	-66	dB
THD	Total Harmonic Distortion; see <a href="#">Section 17.1</a>	$V_{(p-p)} = 2.3\text{ V}$ , $f = 1\text{ kHz}$	[1]	-	1	%
		$V_{(p-p)} = 2.0\text{ V}$ , $f = 1\text{ kHz}$	[1]	-	0.3	%
$\alpha_{iso(d-a)}$	data to audio isolation; see <a href="#">Section 17.3</a>	USB 12 Mbit active on DP and DM, < 20 kHz signal components observed on the SPKR_L, SPKR_R or MIC pins	-	-	-70	dB
$V_{io(aud)}$	audio input or output voltage range		0.1	-	2.55	V

[1]  $V_{(p-p)}$  indicates peak-to-peak voltage, and f indicates frequency.




Fig 13. Rise and fall times.




Fig 14. Timing of DAT/VP and SE0/VM to DP and DM.




Fig 15. Timing of OE\_N to DP and DM.




Fig 16. Timing of DP and DM to RCV, VP or DAT/VP and VM or SE0/VM.




Fig 17. SIE interface bus turnaround timing.

### 15.1 SPI bus characteristics




Fig 18. SPI timing diagram.

Table 60: SPI timing

Symbol	Parameter	Min	Max	Unit
$T_{SPI\_CLK}$	SPI_CLK cycle time	38.46	-	ns
$t_{W(SPI\_CLK)}$	SPI_CLK HIGH or LOW time	19.23	-	ns
$t_{r(SPI\_CLK)}$	SPI_CLK rise or fall time	7.6	-	ns
$t_{(SPI\_CS)LH}$	transfer delay time between queues (SPI_CS from falling edge to rising edge)	30	-	ns
$t_r(SPI\_CS)$	SPI_CS rise time (SPI_CS setup to SPI_CLK first rise edge)	10	-	ns
$t_h(SPI\_CS)$	SP_CS hold time (SPI_CS hold after SPI_CLK last fall edge)	61.5	-	ns
$t_{su(SPI\_MOSI)}$	SPI_MOSI setup time (SPI_MOSI valid to SPI_CLK rise edge)	5	-	ns
$t_h(SPI\_MOSI)$	SPI_MOSI hold time (SPI_CLK rise edge to SPI_MOSI valid)	5	-	ns
$t_{su(SPI\_MISO)}$	SPI_MISO setup time (SPI_MISO valid to SPI_CLK rise edge)	5	-	ns
$t_h(SPI\_MISO)$	SPI_MISO hold time (SPI_CLK rise edge to SPI_MISO valid)	19.23	-	ns

### 15.2 I<sup>2</sup>C-bus characteristics




Fig 19. Definition of timing for standard-mode or fast-mode devices on the I<sup>2</sup>C-bus.

Table 61: Characteristics of I/O stages of I<sup>2</sup>C-bus lines (SDA, SCL)

Symbol	Parameter	Conditions	Standard mode		Fast mode		Unit
			Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>HD;STA</sub>	hold time for the START condition		4.0	-	0.6	-	μs
t <sub>(SCL)L</sub>	LOW period of the SCL clock		4.7	-	1.3	-	μs
t <sub>(SCL)H</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	setup time for the START condition		4.7	-	0.6	-	μs
t <sub>SU;DAT</sub>	data setup time		250	-	100	-	ns
t <sub>HD;DAT</sub>	data hold time		0	-	0	0.9	μs
t <sub>r</sub>	rise time	SDA and SCL signals	-	1000	20 + 0.1 C <sub>b</sub> [1]	300	ns
t <sub>f</sub>	fall time	SDA and SCL signals	-	300	20 + 0.1 C <sub>b</sub> [1]	300	ns
t <sub>SU;STO</sub>	setup time for the STOP condition		4.0	-	0.6	-	μs
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μs

[1] C<sub>b</sub> is the capacitive load for each bus line in pF. If mixed with high-speed mode devices, faster fall times are allowed.

16. Application information







Fig 20. Application diagram.

## 17. Test information



### 17.1 Test configurations


Table 62: Test configurations

Parameter	Pins or switches	Configuration 1	Configuration 2
Termination impedances	DP	60 kΩ	200 Ω, 1.4 V DC
	DM	60 kΩ	60 kΩ
	SPKR_R	200 Ω	200 Ω, 1.4 V DC
	SPKR_L	200 Ω	200 Ω, 1.4 V DC
	MIC	10 kΩ	10 kΩ
Switch positions <a href="#">[1]</a>	S1	on	off
	S2	off	on
	S3	on	on

Table 62: Test configurations...continued

Parameter	Pins or switches	Configuration 1	Configuration 2
Measured ports		DP	MIC
		DM	DM

[1] For details on switches S1, S2 and S3, see [Figure 5](#).



## 17.2 Audio crosstalk test conditions

$V_{CC}$  sweeps from 2.9 V to 4.2 V (DC waveform).

### 17.2.1 Test 1

- S2 = on, S3 = on
- DP is terminated using a 200  $\Omega$ ; DM is terminated using a 60 k $\Omega$
- MIC is terminated using a 10 k $\Omega$ ; SPKR\_L is terminated using a 200  $\Omega$ , 1.4 V DC
- Drive  $f = 1$  kHz,  $V_{(p-p)} = 1$  V to DP; signal on DM must be 66 dB below; where  $f$  represents frequency and  $V_{(p-p)}$  represents peak-to-peak voltage.

### 17.2.2 Test 2

- S1 = on, S3 = on
- DP and DM are terminated using a 60 k $\Omega$
- SPKR\_L and SPKR\_R are terminated using a 200  $\Omega$ , 1.4 V DC
- Drive  $f = 1$  kHz,  $V_{(p-p)} = 1$  V to SPKR\_R; signal on DM must be 66 dB below; where  $f$  represents frequency and  $V_{(p-p)}$  represents peak-to-peak voltage.

### 17.2.3 Test 3

- S1 = on, S3 = on
- DP and DM are terminated using a 60 k $\Omega$
- SPKR\_L and SPKR\_R are terminated using a 200  $\Omega$ , 1.4 V DC
- Drive  $f = 1$  kHz,  $V_{(p-p)} = 1$  V to SPKR\_L; signal on DP must be 66 dB below; where  $f$  represents frequency and  $V_{(p-p)}$  represents peak-to-peak voltage.

## 17.3 Data to audio isolation test conditions

- $V_{CC}$  is swept from 2.9 V to 4.2 V (DC waveform)


- 12 Mbit USB data must be active on the DP and DM pins
- All audio switches must be left open
- MIC must be terminated using a 10 k $\Omega$
- SPKR\_L and SPKR\_R are each terminated using a 200  $\Omega$
- Taking an FFT on the SPKR\_R, MIC and SPKR\_L pins, the USB data components below 20 kHz will be < -70 dB below the USB data level (3.6 V).



18. Package outline

HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm

SOT617-1



DIMENSIONS (mm are the original dimensions)

UNIT	A <sup>(1)</sup> max.	A <sub>1</sub>	b	c	D <sup>(1)</sup>	D <sub>h</sub>	E <sup>(1)</sup>	E <sub>h</sub>	e	e <sub>1</sub>	e <sub>2</sub>	L	v	w	y	y <sub>1</sub>
mm	1	0.05 0.00	0.30 0.18	0.2	5.1 4.9	3.25 2.95	5.1 4.9	3.25 2.95	0.5	3.5	3.5	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT617-1	---	MO-220	---			01-08-08 02-10-18

Fig 25. Package outline SOT617-1 (HVQFN32).

## 19. Soldering

### 19.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 19.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON..T and SSOP..T packages
  - for packages with a thickness  $\geq 2.5$  mm
  - for packages with a thickness  $< 2.5$  mm and a volume  $\geq 350$  mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness  $< 2.5$  mm and a volume  $< 350$  mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

### 19.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;

- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 19.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

### 19.5 Package related soldering information

**Table 63: Suitability of surface mount IC packages for wave and reflow soldering methods**

Package [1]	Soldering method	
	Wave	Reflow [2]
BGA, HTSSON..T [3], LBGA, LFBGA, SQFP, SSOP..T [3], TFBGA, VFBGA, XSON	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable [4]	suitable
PLCC [5], SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended [5] [6]	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended [7]	suitable
CWQCCN..L [8], PMFP [9], WQCCN..L [8]	not suitable	not suitable

[1] For more detailed information on the BGA packages refer to the *(LF)BGA Application Note (AN01026)*; order a copy from your Philips Semiconductors sales office.

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods*.

[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

## 20. Abbreviations

**Table 64: Abbreviations**

Acronym	Description
ATX	Analog USB transceiver
DC	Direct Current
ESD	Electro-Static Discharge
I <sup>2</sup> C-bus	Inter IC-bus
LSB	Least Significant Bit
MIC	Microphone
MSB	Most Significant Bit
OTG	On-The-Go
POR	Power-On Reset
PORP	Power-On Reset Pulse
RxD	Receive Data
SE1	Single-Ended One
SoC	System-on-a-Chip
SPI	Serial Parallel Interface
SRP	Session Request Protocol
TxD	Transmit Data
UART	Universal Asynchronous Receiver-Transmitter
USB	Universal Serial Bus

## 21. References

- [1] Universal Serial Bus Specification Rev. 2.0
- [2] CEA-936-A, Mini-USB Analog Carkit Interface
- [3] The I<sup>2</sup>C-bus Specification; Version 2.1
- [4] ECN\_27%\_ Resistor (<http://www.usb.org/developers/docs>).

## 22. Revision history

Table 65: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
ISP1109_1	20050714	Product data sheet	-	9397 750 13355	-

## 23. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 24. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 25. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

## 27. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 26. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — wordmark and logo are trademarks of Koninklijke Philips Electronics N.V.

## 28. Tables

Table 1: Ordering information	2	Clear = 0Bh) bit description	25
Table 2: Pin description	5	Table 33: Interrupt Enable Low register (address Set = 0Ch, Clear = 0Dh) bit allocation	26
Table 3: ID pull-down control	9	Table 34: Interrupt Enable Low register (address Set = 0Ch, Clear = 0Dh) bit description	26
Table 4: DP pull-up resistor ( $R_{UP(DP)}$ ) control	9	Table 35: Interrupt Enable High register (address Set = 0Eh, Clear = 0Fh) bit allocation	27
Table 5: Audio switch control	11	Table 36: Interrupt Enable High register (address Set = 0Eh, Clear = 0Fh) bit description	27
Table 6: Transceiver driver operating setting	12	Table 37: SPI interface pin description	28
Table 7: USB functional mode: transmit operation	12	Table 38: I <sup>2</sup> C-bus byte transfer format	29
Table 8: Differential receiver operation settings	13	Table 39: I <sup>2</sup> C-bus slave address bit allocation	30
Table 9: USB functional mode: receive operation	13	Table 40: I <sup>2</sup> C-bus slave address bit description	30
Table 10: ISP1109 power modes: summary	16	Table 41: Transfer format description for a one-byte write	30
Table 11: ISP1109 pin states in disable or isolate mode	16	Table 42: Transfer format description for a multiple-byte write	30
Table 12: USB functional modes: I/O values	17	Table 43: Transfer format description for current address read	32
Table 13: Summary of device operating modes	18	Table 44: Transfer format description for single-byte read	32
Table 14: Transparent general-purpose buffer mode	19	Table 45: Transfer format description for a multiple-byte read	33
Table 15: Register overview	20	Table 46: Limiting values	36
Table 16: VENDORID - Vendor ID register (address 00h to 01h) bit description	20	Table 47: Recommended operating conditions	36
Table 17: PRODUCTID - Product ID register (address 02h to 03h) bit description	21	Table 48: Static characteristics: supply pins	37
Table 18: VERSIONID - Version ID register (address 14h to 15h) bit description	21	Table 49: Static characteristics: digital pins (except for ISET)	37
Table 19: Mode Control 1 register (address Set = 04h, Clear = 05h) bit allocation	21	Table 50: Static characteristics: digital pin ISET	38
Table 20: Mode Control 1 register (address Set = 04h, Clear = 05h) bit description	21	Table 51: Static characteristics: analog I/O pins DP and DM	38
Table 21: Mode Control 2 register (address Set = 12h, Clear = 13h) bit allocation	22	Table 52: Static characteristics: analog I/O pins ID and ID_PU	39
Table 22: Mode Control 2 register (address Set = 12h, Clear = 13h) bit description	22	Table 53: Static characteristics: analog I/O pin $V_{BUS}$	39
Table 23: Audio Control register (address Set = 16h, Clear = 17h) bit allocation	22	Table 54: Static characteristics: analog I/O pins SPKR_L, SPKR_R and MIC	39
Table 24: Audio Control register (address Set = 16h, Clear = 17h) bit description	22	Table 55: Dynamic characteristics: reset and clock	40
Table 25: Timer Control register (address Set = 18h, Clear = 19h) bit allocation	23	Table 56: Dynamic characteristics: bus turnaround timing (USB bidirectional mode)	40
Table 26: Timer Control register (address Set = 18h, Clear = 19h) bit description	23	Table 57: Dynamic characteristics: analog I/O pins DP and DM	40
Table 27: Resistor Control register (address Set = 06h, Clear = 07h) bit allocation	23	Table 58: Dynamic characteristics: analog I/O pin ID	41
Table 28: Resistor Control register (address Set = 06h, Clear = 07h) bit description	24	Table 59: Dynamic characteristics: audio switches	41
Table 29: Interrupt Source register (address 08h) bit allocation	24	Table 60: SPI timing	43
Table 30: Interrupt Source register (address 08h) bit description	25	Table 61: Characteristics of I/O stages of I <sup>2</sup> C-bus lines (SDA, SCL)	44
Table 31: Interrupt Latch register (address Set = 0Ah, Clear = 0Bh) bit allocation	25	Table 62: Test configurations	46
Table 32: Interrupt Latch register (address Set = 0Ah,			

continued >>

Table 63: Suitability of surface mount IC packages for wave and reflow soldering methods .....51  
Table 64: Abbreviations .....52  
Table 65: Revision history .....53

[continued >>](#)



## 29. Figures

Fig 1.	Block diagram. . . . .	3
Fig 2.	Pin configuration HVQFN32; top view. . . . .	4
Fig 3.	Pin configuration HVQFN32; bottom view. . . . .	4
Fig 4.	DP and DM pull-up and pull-down resistors. . . . .	10
Fig 5.	Audio switches. . . . .	11
Fig 6.	Internal power-on reset timing. . . . .	14
Fig 7.	SPI transfer. . . . .	29
Fig 8.	SPI multiple read and write. . . . .	29
Fig 9.	Writing data to the ISP1109 registers. . . . .	31
Fig 10.	Current address read. . . . .	32
Fig 11.	Random address read. . . . .	33
Fig 12.	Human Body ESD test model. . . . .	35
Fig 13.	Rise and fall times. . . . .	42
Fig 14.	Timing of DAT/VP and SE0/VM to DP and DM. . . . .	42
Fig 15.	Timing of OE_N to DP and DM. . . . .	42
Fig 16.	Timing of DP and DM to RCV, VP or DAT/VP and VM or SE0/VM. . . . .	42
Fig 17.	SIE interface bus turnaround timing. . . . .	42
Fig 18.	SPI timing diagram. . . . .	43
Fig 19.	Definition of timing for standard-mode or fast-mode devices on the I <sup>2</sup> C-bus. . . . .	43
Fig 20.	Application diagram. . . . .	45
Fig 21.	Load on pins DP and DM. . . . .	46
Fig 22.	Load on pins DP and DM for enable time and disable time. . . . .	46
Fig 23.	Load on pins VM, SE0/VM, VP, DAT/VP and RCV. . . . .	46
Fig 24.	V <sub>CC</sub> with 217 Hz noise. . . . .	47
Fig 25.	Package outline SOT617-1 (HVQFN32). . . . .	49

continued >>

## 30. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	9.1.3	Interrupt registers . . . . .	24
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>	9.1.3.1	Interrupt Source register . . . . .	24
<b>3</b>	<b>Applications</b> . . . . .	<b>1</b>	9.1.3.2	Interrupt Latch register . . . . .	25
<b>4</b>	<b>Ordering information</b> . . . . .	<b>2</b>	9.1.3.3	Interrupt Enable Low register . . . . .	26
<b>5</b>	<b>Block diagram</b> . . . . .	<b>3</b>	9.1.3.4	Interrupt Enable High register . . . . .	27
<b>6</b>	<b>Pinning information</b> . . . . .	<b>4</b>	9.2	Interrupts . . . . .	27
6.1	Pinning . . . . .	4	9.3	SPI interface . . . . .	28
6.2	Pin description . . . . .	5	9.3.1	Pinout description . . . . .	28
<b>7</b>	<b>Functional description</b> . . . . .	<b>8</b>	9.3.2	Interface overview . . . . .	28
7.1	Serial controller . . . . .	8	9.3.3	Interface protocol description . . . . .	28
7.2	V <sub>BUS</sub> detector . . . . .	8	9.4	I <sup>2</sup> C-bus protocol . . . . .	29
7.3	ID detector . . . . .	8	9.4.1	I <sup>2</sup> C-bus byte transfer format . . . . .	29
7.4	Pull-up and pull-down resistors . . . . .	9	9.4.2	I <sup>2</sup> C-bus device address . . . . .	30
7.5	Power block . . . . .	10	9.4.3	Write format . . . . .	30
7.6	CarKit DP interrupt detector . . . . .	10	9.4.3.1	One-byte write . . . . .	30
7.7	Audio switches . . . . .	11	9.4.3.2	Multiple-byte write . . . . .	30
7.8	ISET detector . . . . .	11	9.4.4	Read format . . . . .	31
7.9	USB transceiver . . . . .	12	9.4.4.1	Current address read . . . . .	32
7.9.1	Differential driver . . . . .	12	9.4.4.2	Random address read—Single read . . . . .	32
7.9.2	Differential receiver . . . . .	13	9.4.4.3	Random address read—Multiple read . . . . .	32
7.10	Power-On Reset (POR) . . . . .	14	<b>10</b>	<b>Clock wake-up scheme</b> . . . . .	<b>33</b>
<b>8</b>	<b>Modes of operation</b> . . . . .	<b>15</b>	10.1	Power-down event . . . . .	34
8.1	Power modes . . . . .	15	10.2	Clock wake-up event . . . . .	34
8.1.1	Normal mode . . . . .	15	<b>11</b>	<b>Electro-Static Discharge (ESD)</b> . . . . .	<b>34</b>
8.1.2	Disable mode . . . . .	15	11.1	ESD protection . . . . .	34
8.1.3	Isolate mode . . . . .	15	11.2	ESD test conditions . . . . .	35
8.2	Serial control modes . . . . .	16	<b>12</b>	<b>Limiting values</b> . . . . .	<b>36</b>
8.2.1	I <sup>2</sup> C-bus mode . . . . .	16	<b>13</b>	<b>Recommended operating conditions</b> . . . . .	<b>36</b>
8.2.2	SPI mode . . . . .	16	<b>14</b>	<b>Static characteristics</b> . . . . .	<b>37</b>
8.3	USB modes . . . . .	17	<b>15</b>	<b>Dynamic characteristics</b> . . . . .	<b>40</b>
8.4	Transparent modes . . . . .	17	15.1	SPI bus characteristics . . . . .	43
8.4.1	Transparent UART mode . . . . .	17	15.2	I <sup>2</sup> C-bus characteristics . . . . .	43
8.4.2	Transparent audio mode . . . . .	18	<b>16</b>	<b>Application information</b> . . . . .	<b>45</b>
8.4.3	Transparent general-purpose buffer mode . . . . .	18	<b>17</b>	<b>Test information</b> . . . . .	<b>46</b>
<b>9</b>	<b>Serial controller</b> . . . . .	<b>20</b>	17.1	Test configurations . . . . .	46
9.1	Register map . . . . .	20	17.2	Audio crosstalk test conditions . . . . .	47
9.1.1	Device identification registers . . . . .	20	17.2.1	Test 1 . . . . .	47
9.1.1.1	Vendor ID register . . . . .	20	17.2.2	Test 2 . . . . .	47
9.1.1.2	Product ID register . . . . .	20	17.2.3	Test 3 . . . . .	47
9.1.1.3	Version ID register . . . . .	21	17.3	Data to audio isolation test conditions . . . . .	47
9.1.2	Control registers . . . . .	21	<b>18</b>	<b>Package outline</b> . . . . .	<b>49</b>
9.1.2.1	Mode Control 1 register . . . . .	21	<b>19</b>	<b>Soldering</b> . . . . .	<b>50</b>
9.1.2.2	Mode Control 2 register . . . . .	21	19.1	Introduction to soldering surface mount packages . . . . .	50
9.1.2.3	Audio Control register . . . . .	22	19.2	Reflow soldering . . . . .	50
9.1.2.4	Timer Control register (S/C: 18h/19h) . . . . .	23	19.3	Wave soldering . . . . .	50
9.1.2.5	Resistor Control register . . . . .	23			

continued >>

19.4	Manual soldering . . . . .	51
19.5	Package related soldering information . . . . .	51
<b>20</b>	<b>Abbreviations . . . . .</b>	<b>52</b>
<b>21</b>	<b>References . . . . .</b>	<b>52</b>
<b>22</b>	<b>Revision history . . . . .</b>	<b>53</b>
<b>23</b>	<b>Data sheet status . . . . .</b>	<b>54</b>
<b>24</b>	<b>Definitions . . . . .</b>	<b>54</b>
<b>25</b>	<b>Disclaimers . . . . .</b>	<b>54</b>
<b>26</b>	<b>Trademarks . . . . .</b>	<b>54</b>
<b>27</b>	<b>Contact information . . . . .</b>	<b>54</b>



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 14 July 2005  
Document number: 9397 750 13355

Published in The Netherlands