

# LM4550 AC '97 Rev 2.1 Multi-Channel Audio Codec with Stereo Headphone Amplifier, Sample Rate Conversion and National 3D Sound

## **General Description**

The LM4550 is an audio codec for PC systems which is fully PC99 compliant and performs the analog intensive functions of the AC97 Rev2.1 architecture. Using 18-bit Sigma-Delta A/D's and D/A's, the LM4550 provides 90 dB of Dynamic Range.

The LM4550 was designed specifically to provide a high quality audio path and provide all analog functionality in a PC audio system. It features full duplex stereo A/D's and D/A's and an analog mixer with 4 stereo and 3 mono inputs, each of which has separate gain, attenuation and mute control. The LM4550 provides a stereo headphone amplifier with an independent gain control and also supports National's 3D Sound stereo enhancement and variable sample rate conversion. The sample rate for the A/D and D/A can be programmed separately with a resolution of 1 Hz to convert any rate between 4 kHz–48 kHz.

The LM4550 features the ability to connect several codecs together in a system to provide up to six channels for surround sound applications. Multiple codec systems can be built using the standard AC-Link format of one serial data stream per codec, or using a unique National Semiconductor feature for chaining codecs together. This chain feature requires only a single data stream to the controller.

The AC97 architecture separates the analog and digital functions of the PC audio system allowing both for system design flexibility and increased performance.

# **Key Specifications**

- Analog Mixer Dynamic Range
- D/A Dynamic Range
- A/D Dynamic Range
- Headphone Amp THD+N at 50 mW into 32Ω

#### Features

- AC'97 Rev 2.1 compliant
- Several LM4550s can be combined together for up to 6 channel operation
- Unique National chaining function allows multiple codecs to be connected serially and use only a single controller SDATA\_IN pin
- High quality Sample Rate Conversion (SRC) from 4 kHz to 48 kHz in 1 Hz increments.
- Stereo headphone amp with separate gain control
  - National's 3D Sound circuitry
  - External Amplifier Power Down (EAPD) control from codec
  - PC-Beep passthrough to Line Out while reset is held active low
  - Digital 3.3V and 5V compliant

### **Applications**

- Desktop PC audio systems on PCI cards, AMR cards, or with motherboard chips sets featuring AC-Link
- Portable PC systems as on MDC cards, or with a chipset or accelerator featuring AC-Link
- 2, 4, or 6 channel systems


December 2002

97dB (typ)

89dB (typ)

90dB (typ)

0.02% (typ)



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	–65°C to +150°C
Input Voltage	–0.3V to V <sub>DD</sub> +0.3V
ESD Susceptibility (Note 5)	2000V
pin 3	750V
ESD Susceptibility (Note 6)	200V
pin 3	100V
Junction Temperature	150°C
Soldering Information	
LQFP Package	

Vapor Phase (60 sec.) 215°C Infrared (15 sec.) 220°C See AN-450 "Surface Mounting and their Effects on Product Reliability" for other methods of soldering surface mount devices.  $\theta_{JA}$  (typ)—VBH48A 74°C/W

# **Operating Ratings**

Temperature Range	
$T_{MIN} \leq T_{A} \leq T_{MAX}$	$-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$
Analog Supply Range	$4.2V \leq AV_{DD} \leq 5.5V$
Digital Supply Range	$3.0V \le DV_{DD} \le 5.5V$

**Electrical Characteristics**(Notes 1, 3) The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$ , Fs = 48kHz, single codec configuration, unless otherwise noted. Limits apply for T<sub>A</sub>= 25°C. The reference for 0dB is 1Vrms unless otherwise specified.

Symbol	Parameter	Conditions	LM4	1550	Units (Limits)
-			Typical	Limit	
			(Note 7)	(Note 8)	
AV <sub>DD</sub>	Analog Supply Range			4.2	V (min)
				5.5	V (max
DV <sub>DD</sub>	Digital Supply Range			3.0	V (min)
				5.5	V (max)
D <sub>IDD</sub>	Digital Quiescent Power Supply Current	D <sub>VDD</sub> = 5V	43		mA
		$D_{VDD} = 3.3V$	20		mA
A <sub>IDD</sub>	Analog Quiescent Power Supply Current		53		mA
I <sub>DSD</sub>	Digital Shutdown Current		500		μA
I <sub>ASD</sub>	Analog Shutdown Current		30		μA
V <sub>REF</sub>	Reference Voltage		2.23		V
PSRR	Power Supply Rejection Ratio		40		dB
Analog Loo	pthru Mode				
	Dynamic Range (Note 2)	CD Input to Line Output, -60dB Input THD+N, A-Weighted	97	90	dB (min
THD	Total Harmonic Distortion	$V_{O} = -3dB$ , f = 1kHz, R <sub>L</sub> = 10k $\Omega$	0.01	0.02	% (max
Analog Inpu	t Section		•		
V <sub>IN</sub>	Line Input Voltage		1		Vrms
	Mic Input with 20dB Gain		0.1		Vrms
	Mic Input with 0dB Gain		1		Vrms
Xtalk	Crosstalk	CD Left to Right	-95		dB
Z <sub>IN</sub>	Input Impedance(Note 2)		40	10	kΩ (min
C <sub>IN</sub>	Input Capacitance		15		pF
	Interchannel Gain Mismatch	CD Left to Right	0.01		dB
Record Gair	n Amplifier - A/D				
A <sub>s</sub>	Step Size	0dB to 22.5dB	1.5		dB
Mixer Section	on				
A <sub>S</sub>	Step Size	+12dB to -34.5dB	1.5		dB
A <sub>M</sub>	Mute Attenuation		86		dB

3

**Electrical Characteristics**(Notes 1, 3) The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$ , Fs = 48kHz, single codec configuration, unless otherwise noted. Limits apply for  $T_A = 25^{\circ}C$ . The reference for 0dB is 1Vrms unless otherwise specified. (Continued)

Symbol	Parameter	Conditions	LM4	1550	Units (Limits)
-			Typical (Note 7)	Limit (Note 8)	
Analog to D	igital Converters				
	Resolution		18		Bits
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	90	86	dB (min)
	Frequency Response	-1dB Bandwidth	20		kHz
Digital to Ar	alog Converters				
	Resolution		18		Bits
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	89	85	dB (min)
THD	Total Harmonic Distortion	$V_{IN} = -3dB$ , f=1kHz, $R_L = 10k\Omega$	0.01		%
	Frequency Response		20 - 21k		Hz
	Group Delay (Note 2)			2	mS (max)
	Out of Band Energy		-40		dB
	Stop Band Rejection		70		dB
D <sub>T</sub>	Discrete Tones		-96		dB
Output Volu	me and Amplifier Section				1
A <sub>s</sub>	Step Size	0dB to -46.5dB	1.5		dB
A <sub>M</sub>	Mute Attenuation		86		dB
THD+N	Headphone Amplifier Total Harmonic Distortion plus Noise	Loop thru Mode R <sub>L</sub> =32, F=1KHz, P <sub>out</sub> =50mW	0.02		%
Digital I/O (N		out			
V <sub>IL</sub>	Low level input voltage			0.30 x DVDD	V (max)
V <sub>HI</sub>	High level input voltage			0.40 x DVDD	V (min)
V <sub>OH</sub>	High level output voltage			0.50 x DVDD	V (min)
V <sub>OL</sub>	Low level output voltage			0.20 x DVDD	V (max)
IL .	Input Leakage Current	AC Link inputs		±10	μA
<u>'L</u> I.	Tri state Leakage Current	High impedance AC Link outputs		±10	μΑ
<u>'L</u> I	Output drive current	AC Link outputs	5	10	mA
l <sub>DR</sub> Digital Timir	ng Specifications (Note 2)		0		ША
F <sub>BC</sub>	BIT_CLK frequency		12.288		MHz
T <sub>BCP</sub>	BIT_CLK period		81.4		nS
Т <sub>СН</sub>	BIT_CLK high	Variation of BIT_CLK period from 50% duty cycle	01.4	±20	% (max)
F <sub>SYNC</sub>	SYNC frequency		48		kHz
T <sub>SP</sub>	SYNC period		20.8		μS
T <sub>SH</sub>	SYNC high pulse width		1.3		μS
T <sub>SL</sub>	SYNC low pulse width		19.5		μS
T <sub>SETUP</sub>	Setup Time	SDATA_IN, SDATA_OUT to falling edge of BIT_CLK	10.0	15	nS (min)
T <sub>HOLD</sub>	Hold Time	Hold time of SDATA_IN, SDATA_OUT from falling edge of BIT_CLK		5	nS (min)
T <sub>RISE</sub>	Rise Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	nS (max)

**Electrical Characteristics**(Notes 1, 3) The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$ , Fs = 48kHz, single codec configuration, unless otherwise noted. Limits apply for  $T_A = 25^{\circ}C$ . The reference for 0dB is 1Vrms unless otherwise specified. (Continued)

Symbol	Parameter	Conditions	LM4	1550	Units (Limits)
			Typical	Limit	
T <sub>FALL</sub>	Fall Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT	(Note 7)	(Note 8) 6	nS (max)
T <sub>RST_LOW</sub>	RESET# active low pulse width	For cold reset		1.0	μS (min)
T <sub>RST2CLK</sub>	RESET# inactive to BIT_CLK start up	For cold reset		162.8	nS (min)
Т <sub>SH</sub>	SYNC active high pulse width	For warm reset	1.3		μS
T <sub>SYNC2CLK</sub>	SYNC inactive to BIT_CLK start up	For warm reset		162.8	nS (min)
T <sub>SU2RST</sub>	Setup to trailing edge of RESET#	For ATE Test Mode		15	nS (min)
T <sub>RST2HZ</sub>	Rising edge of RESET# to Hi-Z	For ATE Test Mode		25	nS (max)

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: These specifications are guaranteed by design and characterization; they are not production tested.

Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

**Note 4:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4550,  $T_{JMAX} = 150^{\circ}$ C. The typical junction-to-ambient thermal resistance is 74°C/W for package number VBH48A.


Note 5: Human body model, 100 pF discharged through a 1.5  $k\Omega$  resistor.


Note 6: Machine Model, 220 pF-240 pF discharged through all pins.


Note 7: Typicals are measured at 25  $^\circ\text{C}$  and represent the parametric norm.

Note 8: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

# **Timing Diagrams**








www.national.com

8



# Pin Descriptions (Continued)


Name	Pin	1/0	Eurotional Description
VIDEO_R	17	1	Functional Description This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of VIDEO_ signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB
CD_L	18	1	steps as well as muted via register 14h. This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of CD_L signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 12h.
CD_GND	19	I	This input can be used to reject common mode signals on the CD_L and CD_R inputs. CD_GND is an AC ground point and not a DC ground point. This input must be AC-coupled to the source signal's ground.
CD_R	20	1	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of CD_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 12h.
MIC1	21	1	Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB step as well as muted via register 0Eh.
MIC2	22	1	Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB step as well as muted via register 0Eh.
LINE_IN_L	23	I	This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of LINE_IN_ signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 10h.
LINE_IN_R	24	1	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of LINE_IN_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB 1.5dB steps as well as muted via register 10h.
LINE_OUT_L	35	0	This is a post-mixed output for the left audio channel. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
LINE_OUT_R	36	0	This is a post-mixed output for the right audio channel. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
MONO_OUT	37	0	This line level output is either the post-mixed output or the mic input. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 06h.
HP_OUT_L	39	0	This is a post-mixed output for the left audio channel. The level of this output can be adjusted from 0dB to $-45$ dB in 1.5dB steps as well as muted via register 04h. HP_OUT_L has a nominal gain of 3dB with respect to the left output mixer level and is designed for driving a 32 $\Omega$ impedance with minimal distortion.
HP_OUT_C	40	I	This input can be used to reject common mode signals on the headphone outputs. HP_OUT_C is an AC ground point not DC ground point. Thus, this input must be capacitivel coupled (not directly coupled) to analog ground.
HP_OUT_R	41	0	This is a post-mixed output for the left audio channel. The level of this output can be adjusted from 0dB to $-45$ dB in 1.5dB steps as well as muted via register 04h. HP_OUT_L has a nominal gain of 3dB with respect to the left output mixer level and is designed for driving a 32 $\Omega$ impedance with minimal distortion.

			DIGITAL I/O AND CLOCKING		
Name	Pin	1/0	Functional Description		
XTL_IN	2		24.576 MHz crystal input. Use a fundamental-mode type crystal. When operating from a crystal, a 1M $\Omega$ resistor must be connected across pins 2 and 3.		
XTL_OUT	3	0	24.576 MHz crystal output. When operating from a crystal, a $1M\Omega$ resistor must be connected across pins 2 and 3.		
SDATA_OUT	5	1	This data stream contains both control data and DAC audio data. This input is sampled by the LM4550 on the falling edge of BIT_CLK.		
BIT_CLK	6	I/O	OUTPUT when in Primary Codec Mode: This pin outputs a 12.288 MHz clock which is derived (internally divided by two) from the 24.576MHz crystal input (XTL_IN). INPUT when in Secondary Codec Mode (Multiple Codec configurations only): 12.288MHz clock is to be supplied from an external source, such as from the BIT_CLK of a Primary Codec.		
SDATA_IN	8	0	This data stream contains both control data and ADC audio data. This output is clocked out by the LM4550 on the rising edge of BIT_CLK.		
SYNC	10	I	48kHz sync pulse which signifies the beginning of both the SDATA_IN and SDATA_OUT serial streams. SYNC must be synchronous to BIT_CLK.		
RESET#	11	1	This active low signal causes a hardware reset which returns the control registers to their default conditions.		
ID0	45	1	ID0 and ID1 set the codec address for multiple codec use where ID0 is the LSB. Connect these pins to DVdd or GND as required. If these pins are not connected (NC), they default to Primary codec setting (same as connecting both pins to DVdd). These pins are of inverted polarity relative to their internal ID0, ID1 registers. If pin 45 is connected to GND, then ID0 w be set to "1" internally. Connection to DVdd corresponds to a "0" internally.		
ID1	46	I	ID0 and ID1 set the codec address for multiple codec use where ID1 is the MSB. Connect these pins to DVdd or GND as required. If these pins are not connected (NC), they default to Primary codec setting (same as connecting both pins to DVdd). These pins are of inverted polarity relative to their internal ID0, ID1 registers. If pin46 is connected to GND, then ID1 will be set to "1" internally. Connection to DVdd corresponds to a "0" internally.		
EAPD	47	0	The contents of "Powerdown Ctrl/Stat" register 26h bit 15 determines the logic level output o this pin. This pin is to be connected to an external power amplifier's shutdown pin. The output voltage is set by the digital supply. If EAPD=0, then a logic low is output and the external amplifer is enabled. If EAPD=1, the amplifer is shutdown. Power up default is EAPD=0.		
CHAIN_IN	48	I	By setting the two LSBs of register 74h to something other than the codec ID, the codec stops sending its own SDATA_IN signal and instead passes the signal connected here out th SDATA_IN pin. This pin can be left floating if no software will use register 74h and the chain feature is not used. When the chain feature is used, another codec's SDATA_IN pin should be connected here, or else this pin should be grounded to prevent the possibility of floating the SDATA_IN signal at the controller.		
POWER SUPPLIES AND REFERENCES					
Name	Pin	1/0	Functional Description		
AVDD	25	1/0	Analog supply.		
AVSS	26	1	Analog ground.		
DVDD	1,9	1	Digital supply.		
DVSS	4,7	1	Digital ground.		
VREF	27	0	Nominal 2.2V reference output. Not intended to sink or source current. Bypassing of this pin should be done with short traces to maximize performance.		
VREFOUT	28	0	Nominal 2.2V reference output. Can source up to 5mA of current and can be used to bias a microphone.		
AFILT1	29	0	This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted - it will not affect performance.		


## Pin Descriptions (Continued)

			POWER SUPPLIES AND REFERENCES (Continued)
Name	Pin	1/0	Functional Description
AFILT2	30	0	This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted - it will not affect performance.
3DP, 3DN	33,34	0	These pins are used to complete the National 3D Sound circuit. Connect a 0.022µF capacitor between pins 3DP and 3DN. The National 3D Sound can be turned on and off via bit D13 in control register 20h. This is a fixed-depth type stereo enhance circuit, thus writing to register 22h has no effect. If National 3D Sound is not needed, then these pins should be left as no connect (NC).


# **Typical Performance Characteristics**

















10097219



LM4550


2 D11	D12 D11	3 D12 D11	D12 D11	D11	Ò	D10	60 <sup>-</sup>	D8	D7	D6	D5	D4	D3	D2	D1	8	Default
1	_	0	0		-		0	-	0	-	0	-	0	0	0	0	0d50h
ML4 ML3 ML2 N	ML3 ML2	ML4 ML3 ML2	ML4 ML3 ML2	ML3 ML2		2	ML1	MLO	×	×	×	MR4	MR3	MR2	MR1	MRO	8000h
ML4 ML3 ML2	ML3 ML2	ML4 ML3 ML2	ML4 ML3 ML2	ML3 ML2		_	ML1	MLO	×	×	Х	MR4	MR3	MR2	MR1	MRO	8000h
× ×	×	×	×		×		×	×	×	×	×	MM4	MM3	MM2	MM1	MMO	8000h
× × ×	×	× ×	× ×		×		×	×	×	×	×	PV3	PV2	PV1	PVO	×	0000h
× × ×	×	× ×	× ×		×		×	×	×	×	×	GN4	GN3	GN2	GN1	GNO	8008h
× × ×	×	××	××		×		×	×	×	20dB	×	GN4	GN3	GN2	GN1	GNO	8008h
GL4 GL3 GL2	GL3	GL4 GL3	GL4 GL3	GL3	GL2		GL1	GLO	×	×	х	GR4	GR3	GR2	GR1	GRO	8808h
GL4 GL3 GL2	GL3	GL4 GL3	GL4 GL3	GL3	GL2		GL1	GLO	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
GL4 GL3 GL2	GL3	GL4 GL3	GL4 GL3	GL3	GL2		GL1	GLO	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
GL4 GL3 GL2	GL3	GL4 GL3	GL4 GL3	GL3	GL2		GL1	GLO	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
GL4 GL3 GL2	GL3	GL4 GL3	GL4 GL3	GL3	GL2		GL1	GLO	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
X X SL2	×	×	×		SL2	01	SL1	SL0	×	×	×	×	×	SR2	SR1	SR0	0000h
X GL3 GL2	GL3	X GL3	X GL3		GL2	~	GL1	GLO	×	×	×	×	GR3	GR2	GR1	GRO	8000h
x x x	×	××	××		×		MIX	MS	LPBK	×	х	×	×	х	×	×	0000h
0	0	0	0		0		0	-	0	0	0	0	0	0	0	-	0101h
× × ×	×	× ×	× ×		×		×	×	×	×	×	×	×	×	×	×	40000
PR4 PR3 PR2	PR4 PR3	PR3	PR4 PR3	PR3	PR2		PR1	PRO	×	×	×	×	REF	ANL	DAC	ADC	4X000
× × ×	×	×	×				AMAP	0	0	0	×	×	0	×	0	-	X201h


M455	LM4550 Register Map (Continued)	er M	ap E	Continu	(pər													
REG	Name	D15	D14	D13	D12	D11	D10	60	D8	D7	D6	D5	D4	D3	D2	5	ß	Default
	Extended																	
2Ah	Audio	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	VRA	40000
	Ctrl/Status																	
400	PCM Front										000	L L L				Ē		40044
201	DAC Rate			2 L D				500			010	010	4 1 1 1	200			0 LIC	linodd
400	PCM ADC	1 100				100				100	300	200	100	000	500	5		40044
170	Rate							500					4 1 1				חריס	Inonn
5Ah	Vendor	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	40000
	Reserved 1																	
477	Chain-in	>	>	>	>	>	~	>	~	>	>	~	~	>	>	5		47000
- -	Control	<	<	<	<	<	<	<	<	<	<	<	<	<	<	2	2	
445	Vendor	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	40000
ζ	Reserved 2		<	<	<	<	<	<	<	<	<	<	<	<	<	<	<	0000
7Ch	Vendor ID1	0	-	0	0	-	-	-	0	0	-	0	-	0	0	-	-	4e53h
7Eh	Vendor ID2	0	-	0	0	0	0	-	-	0	-	0	-	0	0	0	0	4350h

15

#### Downloaded from **Elcodis.com** electronic components distributor

# **Application Information**







# AC Link Output Frame: SDATA\_OUT (output from controller, input to LM4550)

The audio output frame (output from AC '97 Controller) contains control and PCM data targeted for the LM4550 control registers and stereo DAC. The Tag slot, slot 0, contains 16 bits that tell the AC Link interface circuitry on the LM4550 the validity of the following data slots.


A new audio output frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the next rising edge of BIT\_CLK, the AC '97 Controller drives SDATA\_OUT with the first bit of slot 0. The LM4550 samples SDATA\_OUT on the falling edge of BIT\_CLK. The AC '97 Controller will continue outputting the SDATA\_OUT stream on each successive rising edge of a successive rising edge of

SDATA\_OUT stream on each successive rising edge of BIT\_CLK.

#### SDATA\_OUT Slot 0: Tag Phase

The first bit of slot 0 is designated the "Valid Frame" bit. If this bit is 1, it indicates that the current data frame contains at least one slot of valid data and the LM4550 will further sample the next four bits and slots 7 & 8 and 6 & 9 to

determine which frames do in fact have valid data. Valid slots are signified by a 1 in their respective slot bit position.





Bit	Description	Comment
15	Valid Frame	1 = This frame has valid data.
14	Control register address	1 = Control Address is valid.
13	Control register data	1 = Control Data is valid.
12	Left Playback PCM Data	1 = Left PCM Data is valid.
11	Right Playback PCM Data	1 = Right PCM Data is valid.
9	PCM Center	1 = Center PCM Data is valid.
8	PCM Left Surround	1 = PCM Left Surround is valid.
7	PCM Right Surround	1 = PCM Right Surround is valid.
6	PCM LFE	1 = PCM LFE is valid.

#### SDATA\_OUT Slot 1: Control Address

Slot 1 is used both to write to the LM4550 registers as well as read back a register's current value. The MSB of Slot 1 (bit 19) signifies whether the current control operation is a read or a write. Bits 18 through 12 are used to specify the register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with zeros by the AC'97 controller.

Bits	Description	Comment
19	Read/Write	1 = Read, 0 = Write
18:12	Control	Identifies the Control
10.12	Register	Register
11:0	Reserved	Set to "0"

#### SDATA\_OUT Slot 2: Control Data

Slot 2 is used to transmit 16 bit control data to the LM4550 in the event that the current operation is a write operation. The least significant four bits should be stuffed with zeros by the

AC '97 controller. If the current operation is a register read, the entire slot, bits 19 through 0 should be stuffed with zeros.

Bits	Description	Comment
19:4	Control Register Write Data	Set bits to "0" if read operation
3:0	Reserved	Set to "0"

# SDATA\_OUT Slot 3 and 4: PCM Playback Left , Right Channel

Bits	Description	Comment
19:0	PCM Audio Data for Left /RightDACs	Set unused bits to "0"

Slot 3 and 4 are 20 bit fields used to transmit data intended for the left/right DACs on the LM4550. Any unused bits should be padded with zeros. The LM4550 DAC's have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream.

# SDATA\_OUT Slot 7 and 8: PCM Playback Left/Right Surround


Bits	Description	Comment
	PCM Audio	
19:0	Data for	
	Left/Right	Set unused bits to "0"
	Surround	

#### SDATA\_OUT Slot 6 and 9: PCM Playback Center/LFE

Bits	Description	Comment
19:0	PCM Audio	
	Data for	Set unused bits to "0"
	Center/	Set unused bits to 0
	LFESurround	

#### SDATA\_OUT Slots 5, 10–12: Reserved

Set these SDATA\_OUT slots to "0" as they are not currently implemented and are reserved for future use.



# AC Link Input Frame: SDATA\_IN (input to controller, output from LM4550)

The audio input frame (input to the AC '97 Digital Controller) contains status and PCM data from the LM4550 control registers and stereo ADC. The Tag slot, slot 0, contains 16 bits that tell the AC '97 Digital Controller whether the LM4550 is ready and the validity of data from certain device subsections.

A new audio input frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the next rising edge of BIT\_CLK, the LM4550 drives SDATA\_IN with the first bit of slot 0. The Digital Controller samples SDATA\_IN on the falling edge of BIT\_CLK. The LM4550 will continue outputting the SDATA\_IN stream on each successive rising edge of BIT\_CLK. The LM4550 outputs data MSB first, in a MSB justified format. All reserved bits and slots are stuffed with "0" 's by the LM4550.

#### SDATA\_IN Slot 0: Codec Status Bits

The first bit of SDATA\_IN Slot 0 (bit 15) indicates when the Codec is ready. The digital controller must probe further to see which other subsections are ready.




FIGURE 7. Start of Audio Input Frame

Bit	Description	Comment
15	Codec Ready Bit	0=Not Ready, 1=Ready
14	Slot 1 data valid	Status Address is valid
13	Slot 2 data valid	Status Data is valid
12	Slot 3 data valid	Left Audio PCM Data is valid
11	Slot 4 data valid	Right Audio PCM Data is valid

#### SDATA\_IN Slot 1: Status Address / Slot Request Bits

This slot echoes the control register which a read was requested on. The address echoed was initiated by a read request in the previous SDATA\_OUT frame, slot 1. Bits 11 and 10 are slot request bits that support Sample Rate Conversion (SRC) functionality. If bit 11 is set to 0, then the controller should respond with a valid PCM left sample in slot 3 of the next frame. If bit 10 is set to 0, then the controller

www.national.com

should respond with a valid PCM right sample in slot 4 of the next frame. If bits 11 or 10 are set to 1, the controller should not send data in the next frame. Bits 9, 4, 3, and 2 are unused. Bits 1 and 0 are reserved and should be set to 0.

	1	erved and should be set to 0.
Bits	Description	Comment
19	Reserved	Stuffed with "0"
18:12	Control Register Index	Echo of Control Register for which data is being returned.
11	Slot 3 Request bit (PCM left)	0 = Controller should send valid slot 3 data in the next frame, 1 = Controller should not send slot 3 data in the next frame
10	Slot 4 Request bit (PCM right)	0 = Controller should send valid slot 4 data in the next frame, 1 = Controller should not send slot 4 data in the next frame
9	Slot 5 Request bit	Unused - Stuff with "0"
8	Slot 6 Request bit (PCM Center)	0 = Controller should send valid slot 6 data in the next frame, 1 = Controller should not send slot 6 data in the next frame
7	Slot 7 Request bit (PCM Left Surround)	0 = Controller should send valid slot 7 data in the next frame, 1 = Controller should not send slot 7 data in the next frame
6	Slot 8 Request bit (PCMRight Surround)	0 = Controller should send valid slot 8 data in the next frame, 1 = Controller should not send slot 8 data in the next frame
5	Slot 9 Request bit (PCM LFE)	0 = Controller should send valid slot 9 data in the next frame, 1 = Controller should not send slot 9 data in the next frame
4:2	Other Slot Request bits	Unused - stuff with "0"
1,0	Reserved	Stuff with "0"

#### SDATA\_IN Slot 2: Status Data

The slot returns the control register data. The data returned was initiated by a read request in the previous SDATA\_OUT frame, slot 1.

Bits	Description	Comment
	Control	
19:4	Register Read	
	Data	
3:0	Reserved	Stuffed with "0" 's

#### SDATA\_IN Slot 3: PCM Record Left Channel

This slot contains the left ADC sample data. The signal to be digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the left ADC. This is a 20-bit slot, where the digitized 18-bit PCM data is output from the codec MSB first and the last remaining 2 bits will zeros.

Bits	Description	Comment
19:2	PCM Record Left Channel data	18 bit audio sample from left ADC
1:0	Reserved	Stuffed with "0"'s

#### SDATA\_IN Slot 4: PCM Record Right Channel

This slot contains the right ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the right ADC.


This is a 20-bit slot, where the digitized 18-bit PCM data is output from the codec MSB first and the last remaining 2 bits will zeros.

Bits	Description	Comment
19:2	PCM Record Right Channel data	18 bit audio sample from right ADC
1:0	Reserved	Stuffed with "0"'s

#### SDATA\_IN Slots 5-12: Reserved

These SDATA\_IN slots are set to "0" as they are reserved for future use.

#### AC Link Low Power Mode



#### FIGURE 8. AC Link Powerdown Timing

#### **Register Descriptions**

#### Reset Register (00h)

Writing any value to this register causes a register reset which changes all of the registers back to their default values. If a read is performed on this register, the LM4550 will return a value of 0D50h indicating that National 3D Sound is implemented, 18bit data is supported for both the ADC's and DAC's, and the volume control for True Line Level Out is supported.

#### Master Volume Registers (02h, 06h)

These registers allow the output levels from LINE\_OUT and MONO\_OUT to be attenuated or muted. There are 6-bits of volume control, plus one mute bit. It is a 5-bit volume range, where each step is nominally 1.5dB and each output can be individually muted by either setting the most significant bit (Mx4), and/or the mute bit (D15) to "1."

Mute	Mx4:Mx0	Function
0	0 0000	0dB attenuation
0	1 1111	46.5dB attenuation
1	X XXXX	mute
Default: 8000h		

#### Headphone Volume Registers (04h)

This registers allows the output levels from the HP\_OUT to be attenuated or muted. There are 6-bits of volume control, plus one mute bit. It is a 5-bit volume range, where each step is nominally 1.5dB and each output can be individually muted by either setting the most significant bit (Mx4), and/or the mute bit (D15) to "1."

#### PC Beep Register (0Ah)

This register controls the level of the PC\_BEEP input. The PC\_BEEP can be both attenuated and muted via register 0Ah. Step size is nominally 3dB. The signal present after the attenuation and mute block is summed into both the left and

right channels.

Mute	PV3:0	Function
0	0000	0dB attenuation
0	1111	45dB attenuation
1	XXXX	mute
Default: 0000h		

#### Mixer Input Volume Registers (Index 0Ch - 18h)

These registers set the input volume levels including mute. Each volume control is 5 bit which provides from a range of +12dB gain to 34.5dB attenuation in 1.5dB steps. For stereo ports, the left and right levels can be independently set. Muting a given port is accomplished by setting the MSB to 1. Setting the MSB to 1 for stereo ports mutes both the left and right channel. Register 0Eh has an additional 20dB boost for a microphone level input. This is enabled by setting bit 6 of register 0Eh to 1.

Mute	Gx4:Gx0	Function
0	00000	+12dB gain
0	01000	0dB gain
0	11111	34.5dB attenuation
1	XXXXX	mute
Default: 8008h (mono regs.), 8808h (stereo regs.)		

#### **Record Select Register (1Ah)**

This register independently controls the source for the right and left channel which will be recorded by the stereo ADC. The default value is 0000h which corresponds to Mic in.

SL2:SL0	Left Record Source
0	Mic
1	CD In (L)
2	Video In (L)
3	Aux In (L)
4	Line In (L)
5	Stereo Mix (L)
6	Mono Mix (L)
7	Phone
SR2:SR0	Right Record Source
<b>SR2:SR0</b> 0	Right Record Source Mic
0	Mic
0	Mic CD In (R)
0 1 2	Mic CD In (R) Video In (R)
0 1 2 3	Mic CD In (R) Video In (R) Aux In (R)
0 1 2 3 4	Mic CD In (R) Video In (R) Aux In (R) Line In (R)

#### Record (Input) Gain Register (1Ch)

This registers controls the Record (Input) Gain level for the stereo input selected via the Record Select Control Register (1Ah). The gain can be programmed from 0dB to +22.5dB in 1.5dB steps. The level for the left and right channel can be individually controlled. The input can also be muted by set-

www.national.com

ting the MSB to 1.

0									
Mute	Gx3:Gx0	Function							
0	1111	22.5dB gain							
0	0000	0dB gain							
1	XXXX	mute							
Default: 8000h									

#### General Purpose Register (20h)

This register controls many miscellaneous functions implemented on the LM4550. The miscellaneous functions include POP which allows the PCM to bypass the National 3D Sound circuitry, 3D which enables or disables the National 3D Sound circuitry, MIX which selects the MONO\_OUT source, MS which selects the microphone mux source and LPBK which connects the output of the stereo ADC to input of the stereo DAC. LPBK provides for a digital loopthru path when enabled.

BIT	Function
POP	PCM out path and mute, 0 = pre 3D, 1 =
	post 3D
3D	National 3D Sound on / off 1 = on
MIX	Mono output select 0 = Mix, 1 = Mic
MS	Mic select 0 = Mic1 1 = Mic2
LPBK	ADC/DAC loopback

#### Powerdown Control / Status Register (26h)

This read/write register is used to monitor subsystem readiness and also to program the LM4550 powerdown states. The lower half of this register is read only with a "1", indicating the subsection is ready. Writing to the lower 8 bits will have no effect.

When the AC Link "Codec Ready" indicator bit (SDATA\_IN slot 0, bit 15) is a "1", it indicates that the AC Link and AC '97 registers are in a fully operational state. The AC '97 Controller must further probe the Powerdown Control / Status Register to determine exactly which subsections are ready.

BIT	Function
REF	Vref's up to nominal level
ANL	Analog mixers ready
DAC	DAC section ready to accept data
ADC	ADC section ready to transmit data

#### Supported powerdown modes.

BIT	Function						
PRO	PCM in ADC's and Input Mux powerdown						
PR1	PCM out DAC's powerdown						
PR2	Analog Mixer powerdown (VREF still on)						
PR3	Analog Mixer powerdown (VREF off)						
PB4	Digital Interface (AC Link) powerdown						
F N4	(external clk off)						
PR5	Internal Clk disable						
PR6	Headphone powerdown						
EAPD	External amplifier powerdown						

#### Extended Audio ID Register (28h)

This read only register identifies which AC97 Extended Audio features are supported. The LM4550 features AMAP (Slot/DAC mappings based on codec ID), VRA (Variable Rate Audio), and Multiple Codec support. AMAP is indicated by a "1" in bit 9, VRA is indicated by a "1" in the LSB of register 28h. The two MSB's, ID1 and ID0, show the current codec configuration as connected via external pins 45 and 46. Note that the external logic connection to pins 45 and 46 are inverse in polarity to the internal register setting.

Pin46 (ID1)	Pin45 (ID0)	Reg 28h ID1	Reg 28h ID0	Codec Mode
NC (not connected)	NC (not connected)	0	0	Primary
NC/DV <sub>DD</sub>	NC/DV <sub>DD</sub>	0	0	Primary
NC/DV <sub>DD</sub>	GND	0	1	Secondary 1
GND	NC/DV <sub>DD</sub>	1	0	Secondary 2
GND	GND	1	1	Secondary 3

#### Extended Audio Status/Control Register (2Ah)

This read/write register provides status and control of the Variable Sample Rate function. Setting the LSB of this register to "1" enables Variable Rate Audio (VRA) mode and allows DAC and ADC sample rates to be programmed via registers 2Ch and 32h.

BIT	Function
VRA	0 = VRA off (48kHz fixed), 1 = VRA on

#### Sample Rate Control Registers (2Ch, 32h)

These read/write registers are used to set the sample rate for the left and right channels of the DAC (2Ch) and the ADC (32h). When Variable Rate Audio is enabled via bit-0 of Register 2Ah, the sample rates can be programmed, in 1Hz increments, to be any value from 4kHz to 48kHz. Below is a list of the most common sample rates and their corresponding register values.

SR15:SR0	Sample Rate (Hz)					
1F40h	8000					
2B11h	11025					
3E80h	16000					
5622h	22050					
AC44h	44100					
BB80h	48000					

#### Chain-in Control Register (74h)

This register is only needed when using the Chain-in feature. This feature goes beyond the AC '97 specification and is not required for standard AC-Link operation. The two LSBs of this register default to the codec ID at codec reset. This default state corresponds to standard AC-Link operation: the output of codec pin 8 SDATA\_IN is the output AC-Link frame corresponding to the codec.

If the two LSBs are made not equal to the codec's ID (register 28h describes codec ID), then the signal present at pin 48 CHAIN\_IN is switched through and output at pin 8 SDATA\_IN. In this fashion, secondary codecs can be chained together by connecting one codec's SDATA\_IN pin to the next codec's CHAIN\_IN pin. This has the end result of only requiring a single SDATA\_IN pin on the controller chip instead of the standard one SDATA\_IN pin per codec.

The last codec in the serial chain should have its CHAIN\_IN pin connected to digital ground. When writing the software, care should be taken to avoid any problems that could occur when the last codec in the chain is set to pass a chain-in signal when there is none to pass. Different controllers may handle a stream of all 0s differently and leaving the CHAI-N\_IN pin floating is definitely to be avoided.


#### **Reserved Registers**

Do not write to these registers as they are reserved.

## AC'97 2.1 Multiple Codec

There can be up to four Codecs on the extended AC-link. Multiple Codec AC-link implementations must run off a common BIT\_CLK generated by the primary Codec. All four codecs will share controller pins such as, SYNC, SDATA\_OUT, and RESET# from the AC'97 Digital Controller. Each device however, requires its own SDATA\_IN pin back to the controller.

ID pins 45 and 46 are internally pulled up to  $V_{\rm DD}.$  For example to configure the Codec as a primary the ID pins could be either left floating or pulled up.



# **Secondary Codec Register Access Definitions**

By definition there can be one Primary Codec (ID00) and up to three Secondary Codecs (ID01, 10, and 11). The Codec ID functions as a chip select. Secondary devices are individually accessible and they do not share registers.

#### SLOT0:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Va	alid	Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6	Slot 7	Slot 8	Slot 9					ID 1	ID 0
Fra	ame	Valid														

For Secondary Codec access, the controller must invalidate the tag bits for Command Address and Data (Slot 0, bits 14 and 13) and place a non-zero value (01, 10, or 11) into the Code ID field (Slot 0, bits 1 and 0). The value set in the Codec ID field determines which of the three possible Secondary Codecs is accessed. Secondary Codecs disregard Command Address and Data (Slot 0, bits 14 and 13) tag bits when they see a 2-bit Codec ID value (Slot 0, bits 1 and 0) that matches their configuration. For a read operation, bits 1 and 0 are set when bit 14 (Slot 1) contains valid data. For a write operation, bits 1 and 0 are set when bit 14 (Slot 1) contains valid data. For a write operation, bits 1 and 0 are set when bits 14 and 13 (Slots 1 and 2) contain valid data. The write operation requires the register address and the write data to be valid within the same frame. Bits 1 and 0 must be cleared when accessing the primary Codec. They must also be cleared during the idle period where no register read or write is pending. The physical address of a Codec is determined by the ID (0,1) input pins (pin 45, and 46).

# Secondary Codec Register Access Definitions (Continued)

#### Reg 28h & Multiple Codec Option:

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
28h	Extended	ID1	ID0	х	х	х	х	AMAP				х	х		x		VRA	xxxxh
	Audio ID																	


The AMAP bit, D9 in the Extended Audio ID Register (registers 28h), indicates whether or not the audio Codec supports Optional AC'97 2.1 compliant AC-link slot to audio DAC mappings. AMAP = 1 in D9 indicates that the default (following cold or warm reset) Codec slot to DAC mappings (configured via hardwirings, strap pin(s), or other methods) comform to the table below.

Codec Mode	Pin 46 (ID1)	Pin 45 (ID0)	Reg 28h ID1	Reg 28h ID0	PCM Left DAC	PCM Right DAC
					uses data from	uses data from
					slot #	slot #
Primary	NC/DV <sub>DD</sub>	NC/DV <sub>DD</sub>	0	0	3	4
Secondary 1	NC/DV <sub>DD</sub>	GND	0	1	3	4
Secondary 2	GND	NC/DV <sub>DD</sub>	1	0	7	8
Secondary 3	GND	GND	1	1	6	9

#### CHAIN\_IN


Using National Semiconductor's unique feature for chaining together codecs, a multiple codec system can be built. This chain feature requires only a single stream back to the controller. By setting the two LSBs of register 74h to something other than the codec ID, the codec stops sending its own SDATA\_IN signal and instead passes the signal connected here out the SDATA\_IN pin. When the CHAIN\_IN feature is used, another codec's SDATA\_IN pin should be connected here, or else this pin should be grounded to prevent the possibility of floating the SDATA\_IN signal at the controller. Reg 74h is updated at the rising edge of SYNC.






RESET\_#

SDATA\_IN





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.