February 1999

National Semiconductor

LM4543 AC '97 Codec with National 3D Sound

General Description

The LM4543 is an audio codec for PC systems which performs the analog-intensive function of the Analog Codec '97 Rev 1.03 architecture. Using 18-Bit $\Sigma\Delta$ A/D and D/A converters, the LM4543 provides 90dB of dynamic range.

The LM4543 was designed specifically to provide a high quality audio path and provide all analog functionality in a PC audio system. It features full duplex stereo A/D's and D/A's and an analog mixer with 4 stereo and 3 mono inputs, each of which has separate gain, attenuation and mute control. In addition, the LM4543 provides National's 3D Sound stereo enhancement technology.

The LM4543 features AC-Link, a synchronous, fixed rate serial bus for connection to the digital AC '97 Controller. The separation of the analog and digital functions of the AC '97 architecture allows for system design flexibility and increased overall performance.

Key Specifications

Analog Mixer Dynamic Range	95dB (typ)	
D/A Dynamic Range	89dB (typ)	


A/D Dynamic Range 90dB (typ)

Features

- Audio Codec '97 compliant
- Stereo 18-Bit Σ∆ A/D's and D/A's with 128X oversampling
- National's 3D Sound circuitry
- Power management support
- Digital Interface 3V and 5V compliant

Applications

- Desktop PC Audio Systems
- Portable PC Audio Systems
- Mobile PC Audio Solutions



© 1999 National Semiconductor Corporation DS100907

www.national.com

ook Diagram

Absolute Maximum Ratings (Note 3)

•

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	–65°C to +150°C
Input Voltage	–0.3V to V _{DD} +0.3V
ESD Susceptibility (Note 5)	2500V
pins 27, 28	1500V
pin 3	750V
ESD Susceptibility (Note 6)	200V
pin 3	100V
Junction Temperature	150°C
Soldering Information	

TQFP Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
See AN-450 "Surface Mounting and their Effects	on
Product Reliability" for other methods of	
soldering surface mount devices.	
θ _{JA} (typ)—VBH48A	74°C/W

Operating Ratings

Temperature Range

$T_{MIN} \leq T_A \leq T_{MAX}$	$-40^{\circ}C \le T_A \le 85^{\circ}C$
Analog Supply Range	$4.2V \leq AV_{DD} \leq 5.5V$
Digital Supply Range	$3.0V \le DV_{DD} \le 5.5V$

Electrical Characteristics (Notes 1, 3)

The following specifications apply for $AV_{DD} = 5V$, $DV_{DD} = 5V$ unless otherwise noted. Limits apply for $T_A = 25^{\circ}C$. The reference for 0dB is 1Vrms unless otherwise specified.

Symbol	Parameter	Conditions	LM4	Units (Limits)			
			Typical (Note 7)	Limit (Note 8)			
AV _{DD}	Analog Supply Range			4.2	V (min)		
				5.5	V (max)		
DV _{DD}	Digital Supply Range			3.0	V (min)		
				5.5	V (max)		
I _{DDD}	Digital Quiescent Power Supply Current	D _{VDD} = 5V	38		mA		
		$D_{VDD} = 3.3V$	20		mA		
I _{DDA}	Analog Quiescent Power Supply Current		55		mA		
I _{SD}	Shutdown Current		1.5		mA		
V_{REF}	Reference Voltage		2.23		V		
PSRR	Power Supply Rejection Ratio		40		dB		
Analog Loo	pthru Mode						
	Dynamic Range (Note 2)	CD Input to Line Output, -60dB Input THD+N, A-Weighted	95	90	dB (min)		
THD	Total Harmonic Distortion	$V_{O} = -3dB$, f = 1kHz, R _L = 10k Ω	0.01	0.02	% (max)		
Analog Inpu	It Section						
V _{IN}	Line Input Voltage		1		Vrms		
	Mic Input with 20dB Gain		0.1		Vrms		
	Mic Input with 0dB Gain		1		Vrms		
Xtalk	Crosstalk	CD Left to Right	-85	-70	dB (max		
Z _{IN}	Input Impedance		40	10	kΩ (min		
CIN	Input Capacitance		15		pF		
	Interchannel Gain Mismatch	CD Left to Right	0.04		dB		
Record Gain	n Amplifier - A/D						
As	Step Size	0dB to 22.5dB	1.5		dB		
Mixer Section	on						
As	Step Size	+12dB to -34.5dB	1.5		dB		
A _M	Mute Attenuation		86		dB		
Analog to D	igital Converters	÷		-			
	Resolution		18		Bits		


Symbol	ng specifications apply for AV _{DD} = 5V, D Vrms unless otherwise specified. Parameter	Conditions	LM4	Units (Limits)	
			Typical (Note 7)		
Analog to D	igital Converters				
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	90	75	dB (min)
	Frequency Response	-1dB Bandwidth	20		kHz
Digital to Ar	nalog Converters				
	Resolution		18		Bits
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	89	85	dB (min)
THD	Total Harmonic Distortion	$V_{IN} = -3dB$, f=1kHz, $R_L = 10k\Omega$	0.01	0.03	% (max)
	Frequency Response	-1dB Bandwidth	21		kHz
	Group Delay (Note 2)			1	mS (max
	Out of Band Energy		-40		dB
	Stop Band Rejection		70		dB
D _T	Discrete Tones		-96		dB
Output Volu			00		uD
A _s	Step Size	0dB to -46.5dB	1.5		dB
	Mute Attenuation	000 10 -40.300	86		dB
A _M Distingt VO (N			00		uВ
Digital I/O (N	Note 2)			0.00	1
V _{IL}	Low level input voltage			0.30 x DVDD	V (max)
V _{HI}	High level input voltage			0.40 x DVDD	V (min)
V _{он}	High level output voltage			0.50 x DVDD	V (min)
V _{OL}	Low level output voltage			0.20 x DVDD	V (max)
IL.	Input Leakage Current	AC Link inputs		±10	µA (max
IL.	Tri state Leakage Current	High impedance AC Link outputs		±10	µA (max
I _{DR}	Output drive current	AC Link outputs	5		mA
Digital Timir	ng Specifications (Note 2)				
F _{BC}	BIT_CLK frequency		12.288		MHz
T _{BCP}	BIT_CLK period		81.4		nS
Т _{сн}	BIT_CLK high	Variation of BIT_CLK period from 50% duty cycle		±20	% (max)
F _{SYNC}	SYNC frequency		48		kHz
T _{SP}	SYNC period		20.8		μS
_	SYNC high pulse width		1.3		μS
Т _{SH} T _{SL}	SYNC low pulse width		19.5		μS
T _{SETUP}	Setup Time	SDATA_IN, SDATA_OUT to falling edge of BIT CLK	10.0	15	nS (min
T _{HOLD}	Hold Time	Hold time of SDATA_IN, SDATA_OUT from falling edge of BIT_CLK		5	nS (min
T _{RISE}	Rise Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	nS (max
T _{FALL}	Fall Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	nS (max
T _{RST_LOW}	RESET# active low pulse width	For cold reset		1.0	µS (min)
T _{RST2CLK}	RESET# inactive to BIT_CLK start	For cold reset		162.8	nS (min)


. .


Symbol	Parameter	Conditions	mits apply for T _A =	1543	Units (Limits
			Typical (Note 7)	Limit (Note 8)	(2000
Digital Timir	ng Specifications (Note 2)				
Т _{SH}	SYNC active high pulse width	For warm reset	1.3		μS
T _{SYNC2CLK}	SYNC inactive to BIT_CLK start up	For warm reset		162.8	nS (mir
T _{SU2RST}	Setup to trailing edge of RESET#	For ATE Test Mode		15	nS (mii
T _{RST2HZ}	Rising edge of RESET# to Hi-Z	For ATE Test Mode		25	nS (ma
Note 4: The r allowable pow typical junction Note 5: Huma Note 6: Mach Note 7: Typic	r, the typical value is a good indication of device pr naximum power dissipation must be derated at elev er dissipation is PDMAX = (TDMAX-TA)/04, or the num h-to-ambient thermal resistance is 74°C/W for packa an body model, 100 pF discharged through a 1.5 kd ine Model, 220 pF-240 pF discharged through all J als are measured at 25°C and represent the param s are guaranteed to National's AOQL (Average Out)	ated temperatures and is dictated by T_{JMAX} , θ_{a} nber given in Absolute Maximum Ratings, which age number VBH48A. Ω resistor. pins. letric norm.	IA, and the ambient tem	perature T _A . Tł	ne maximur = 150°C. Th

4

· ·







16	I	Functional Description This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of VIDEO_L signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps
17		as well as muted via register 14h.
	I	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of VIDEO_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 14h.
18	I	This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of CD_L signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 12h.
19	I	This input can be used to reject common mode signals on the CD_L and CD_R inputs. CD_GND is an AC ground point, not a DC ground point. This input must be AC-coupled to the source signal's ground.
20	I	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of CD_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 12h.
21	I	Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 0Eh.
22	I	Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 0Eh.
23	I	This line level input can be routed through the Input Mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of LINE_IN_L signal mixed in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 10h.
24	I	This line level input can be routed through the Input Mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of LINE_IN_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 10h.
35	0	This is a post-mixed output for the left audio channel. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
36	0	This is a post-mixed output for the right audio channel. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
37	0	This line level output can be switched between outputting the post-mixed combined left and right outputs or the mic signal. The level of this output can be adjusted from 0dB to -45dB ir 1.5dB steps as well as muted via register 06h.
	220 221 222 23 24 24 335 336	20 I 21 I 21 I 22 I 23 I 24 I 35 O 36 O

8

· ·

Pin Des	scription	(Continued)
---------	-----------	-------------


· ·

Digital I/O and Clocking

Name	Pin	1/0	Functional Description
XTL_IN	2	I	24.576 MHz crystal input. Use a fundamental-mode type crystal. When operating from a crystal, a 1M Ω resistor must be connected across pins 2 and 3.
XTL_OUT	3	0	24.576 MHz crystal output. When operating from a crystal, a 1M Ω resistor must be connected across pins 2 and 3.
SDATA_OUT	5	I	This data stream contains both control data and DAC audio data. This input is sampled by the LM4543 on the falling edge of BIT_CLK.
BIT_CLK	6	0	12.288 MHz clock which is derived (divide by two) from the 24.576MHz crystal input (XTL_IN).
SDATA_IN	8	0	This data stream contains both control data and ADC audio data. This output is clocked out by the LM4543 on the rising edge of BIT_CLK.
SYNC	10	I	48kHz sync pulse which signifies the beginning of both the SDATA_IN and SDATA_OUT serial streams. SYNC must be synchronous to BIT_CLK.
RESET#	11	I	This active low signal causes a hardware reset which returns the control registers to their default conditions.


Power Supplies and References

Name	Pin	1/0	Functional Description
AVDD	25,38	I	Analog supply pins.
AVSS	26,42	I	Analog ground pins.
DVDD	1,9	I	Digital supply pins.
DVSS	4,7	I	Digital ground pins.
VREF	27	0	Nominal 2.2V reference output. Not intended to sink or source current. Bypassing of this pin should be done with short traces to maximize performance.
VREFOUT	28	0	Nominal 2.2V reference output. Can source up to 5mA of current and can be used to bias a microphone. Do not connect any external capacitance to this pin.
AFILT1	29	0	This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted as it will not affect performance.
AFILT2	30	0	This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted as it will not affect performance.
3DP,3DN	31,32	0	These pins are used to complete the National 3D Sound circuit. Connect a 0.022µF capacitor between pins 3DP and 3DN. The National 3D Sound can be turned on and off via control register 20h. This is a fixed-depth type stereo enhance circuit, thus writing to register 22h has no effect. If National 3D Sound is not desired, then these pins should be left as no connect (NC).



10

Neglister Magnetizer Magnetizer Magnetizer Magnetizer Magnetizer Magnetizer Volume Dis version Dis versi		ault	oh	18h	8000h		18h	18h	18h	18h	18h	18h	18h	18h	hor	hor		hOh	hoh		n			i3h	40(
D15 D14 D13 D14 D13 D14 D14 D13 D14 D14 D15 D14 D13 D14 D13 D14 D13 D14 D13 D14 D13 D14 D13 D14 D14 D14 D15 D14 D13 D14 D13 D14 D13 D14 D13 D14 D15 D14 D10 D1 D1 </td <td></td> <td>Defa</td> <td>0d5</td> <td>800</td> <td>800</td> <td>×</td> <td>800</td> <td>800</td> <td>800</td> <td>880</td> <td>880</td> <td>880</td> <td>880</td> <td>880</td> <td>000</td> <td>800</td> <td>×</td> <td>000</td> <td>000</td> <td>×</td> <td>Ĕ</td> <td><u> </u></td> <td>'</td> <td>4E5</td> <td>430</td>		Defa	0d5	800	800	×	800	800	800	880	880	880	880	880	000	800	×	000	000	×	Ĕ	<u> </u>	'	4E5	430
D15 D14 D13 D12 D11 D10 D1 <		8	0	MRO	MMO	×	×	GN0	GN0	GRO	GRO	GRO	GRO	GRO	SR0	GRO	×	×	×	×	ADC	•	•	-	0
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 me Mule X 0 0 1 1 0 <td></td> <td>δ</td> <td>0</td> <td>MR1</td> <td>MM1</td> <td>×</td> <td>PV0</td> <td>GN1</td> <td>GN1</td> <td>GR1</td> <td>GR1</td> <td>GR1</td> <td>GR1</td> <td>GR1</td> <td>SR1</td> <td>GR1</td> <td>×</td> <td>×</td> <td>×</td> <td>×</td> <td>DAC</td> <td>•</td> <td>•</td> <td>-</td> <td>0</td>		δ	0	MR1	MM1	×	PV0	GN1	GN1	GR1	GR1	GR1	GR1	GR1	SR1	GR1	×	×	×	×	DAC	•	•	-	0
D15 D14 D13 D12 D11 D10 D3 D12 D11 D10 D1 D0 D1		D2	0	MR2	MM2	×	PV1	GN2	GN2	GR2	GR2	GR2	GR2	GR2	SR2	GR2	×	×	×	×	ANL	•	•	0	0
DIS DI4 D13 D12 D14 D13 D14 D13 D14 D13 D14 D13 D14 D14 D1 D1 <thd1< th=""> <thd1< th=""> <thd1< th=""></thd1<></thd1<></thd1<>		ä	0	MR3	MM3	×	PV2	GN3	GN3	GR3	GR3	GR3	GR3	GR3	×	GR3	×	×	×	×	REF	•	•	0	0
D15 D14 D13 D13 D13 D13 D13 D13 D13 D13 D14 D13 D14 D14 <thd14< th=""> <thd14< th=""> <thd14< th=""></thd14<></thd14<></thd14<>		D 4	-	MR4	MM4	×	PV3	GN4	GN4	GR4	GR4	GR4	GR4	GR4	×	Х	×	×	×	×	×	•	•	-	0
		D5	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	•	•	0	0
		90	-	×	×	×	×	×	20dB	×	×	×	×	×	×	Х	×	×	×	×	×		•	-	0
		D7	0	×	×	×	×	Х	×	×	×	×	×	×	×	Х	×	LPBK	×	×	×		•	0	0
		D8	1	MLO	×	×	Х	Х	Х	GL0	GLO	GL0	GL0	GLO	SL0	GL0	×	MS	×	×	PR0			0	-
D15 D14 D13 D12 D11 me Mute X 0 0 1 1 me Mute X 0 0 1 1 1 me Mute X X X X X X me Mute X X X X X X X		60	0	ML1	х	Х	Х	Х	Х	GL1	GL1	GL1	GL1	GL1	SL1	GL1	×	MIX	×	×	PR1		•	-	-
D15 D14 D13 D12 mme Mute X 0 0 0 mme Mute X 0 0 0 0 mme Mute X X X ML4 mme Mute X X X X dimme Mute X X X X mme Mute X X GL4 X me Mute X X GL4 X mme Mute X X GL4 X mme Mute X X GL4		D10	1	ML2	×	×	×	×	×	GL2	GL2	GL2	GL2	GL2	SL2	GL2	×	×	×	×	PR2			-	0
D15 D14 D13 mme Mute X 0 0 xmme Mute X X 0 0 xmme Mute X X X X X mme Mute X X X X X fee Mute X X X X X fin X X X X X X fin Mute X X X X X X fin X		D11	1	ML3	×	×	×	×	×	GL3	GL3	GL3	GL3	GL3	×	GL3	×	×	×	×	PR3			-	0
D15 D14 mme Mute X 0 mme Mute X 0 mme Mute X 0 mme Mute X X and X X X mn PR7 PR6 Y mode Y X X mode X X X mode Y Y Y mode <td></td> <td>D12</td> <td>0</td> <td>ML4</td> <td>×</td> <td>×</td> <td>×</td> <td>Х</td> <td>х</td> <td>GL4</td> <td>GL4</td> <td>GL4</td> <td>GL4</td> <td>GL4</td> <td>×</td> <td>Х</td> <td>×</td> <td>×</td> <td>×</td> <td>×</td> <td>PR4</td> <td></td> <td></td> <td>0</td> <td>0</td>		D12	0	ML4	×	×	×	Х	х	GL4	GL4	GL4	GL4	GL4	×	Х	×	×	×	×	PR4			0	0
D15 X X Mute Mute M X		D13	0	х	×	×	×	×	×	×	×	×	×	×	×	Х	×	3D	×	×	PR5			0	0
22 11 trived		D14	0	Х	×	×	×	Х	х	×	×	×	х	×	×	Х	×	×	×	×	PR6			-	-
Register MapREGName00hReset02hMaster Volume03hPaster Volume03hPC_BEEP Volume04hPC_BEEP Volume07hPhone Volume07hProne Volume10hLine In Volume12hCD Volume12hCD Volume13hPCM Out Vol14hVideo Volume16hAux Volume17hReserved20hGeneral Purpose20hGeneral Purpose21hReserved26hPowerdown26hPowerdown77hVendor Reserved7ChVendor ID17EhVendor ID17EhVendor ID1		D15	Х	Mute	Mute	×	Mute	Mute	Mute	Mute	Mute	Mute	Mute	Mute	×	Mute	×	РОР	×	×	PR7			0	0
Regi 00h 00h 02h 02h 02h 02h 02h 02h 04h 02h 05h 12h 14h 12h 15h 14h 15h 15h 15h 15h 15h 15h 15h 15h 15h 17h 15h 17h 15h 17h	ster Map	Name	Reset	Master Volume	Master Volume Mono	Reserved	PC_BEEP Volume	Phone Volume		Line In Volume	CD Volume	Video Volume	Aux Volume	PCM Out Vol	Record Select	Record Gain	Reserved	General Purpose	3D Control (3D has fixed depth and	Reserved	Powerdown Ctrl/Stat	Vendor Reserved	Vendor Reserved	Vendor ID1	Vendor ID2
	Regi	REG	400	02h	06h	08h	0Ah	0Ch	0Eh	10h	12h	14h	16h	18h	1Ah	1Ch	1Eh	20h	22h	24h	26h	5Ah	7Ah	7Ch	7Eh



The audio output frame (output from AC '97 Controller) contains control and PCM data targeted for the LM4543 control registers and stereo DAC. The Tag slot, slot 0, contains 16 bits that tell the AC Link interface circuitry on the LM4543 the validity of the following data slots.

A new audio output frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the next rising edge of BIT_CLK, the AC '97 Controller drives SD_OUT with the first bit of slot 0. The LM4543 samples SD_OUT on the falling edge of BIT_CLK. The AC '97 Controller will continue outputting the SD_OUT stream on each successive rising edge of BIT_CLK.

SD_OUT Slot 0: Tag Phase

The first bit of slot 0 is designated the "Valid Frame" bit. If this bit is 1, it indicates that the current data frame contains at least one slot of valid data and the LM4543 will further sampled the next four bits to determine which frames do in fact have valid data. Valid slots are signified by a 1 in their respective slot bit position.




FIGURE 5. Start of Audio Output Frame

Bit	Description	Comment
15	Valid Frame	1 = Valid Frame
14	Control register address	1 = Valid slot
13	Control register data	1 = Valid slot
12	Left Playback PCM Data	1 = Valid slot

Application	Information	(Continued)
-------------	-------------	-------------

Bit	Description	Comment
11	Right Playback PCM Data	1 = Valid slot

SD_OUT Slot 1: Control Address

Slot 1 is used both to write to the LM4543 registers as well as read back a register's current value. The MSB of Slot 1 (bit 19) signifies whether the current control operation is a read or a write. Blts 18 through 12 are used to specify the register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with zeros by the AC'97 controller.

Bits	Description	Comment
19	Read/Write	0 = Write, 1 = Read
18:12	Control	Identifies the Control
10.12	Register	Register
11:0	Reserved	Set to "0"

SD_OUT Slot 2: Control Data

Slot 2 is used to transmit 16 bit control data to the LM4543 in the event that the current operation is a write operation. The least significant four bits should be stuffed with zeros by the AC '97 controller. If the current operation is a register read, the entire slot, bits 19 through 0 should be stuffed with zeros.

Bits	Description	Comment
19:4	Control Register Write Data	Set bits to "0" if read operation
3:0	Reserved	Set to "0"

SD_OUT Slot 3: PCM Playback Left Channel

Slot 3 is a 20 bit field used to transmit data intended for the left DAC on the LM4543. Any unused bits should be padded with zeros. The LM4543 DAC's have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream.

Bits	Description	Comment
19:0	PCM Audio Data for Left DAC	Set unused bits to "0"

SD_OUT Slot 4: PCM Playback Right Channel

Slot 4 is a 20 bit field used to transmit data intended for the right DAC on the LM4543. Any unused bits should be padded with zeros. The LM4543 DAC's have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream.

Bits	Description	Comment
19:0	PCM Audio Data for Right DAC	Set unused bits to "0"

SD_OUT Slots 5-12: Reserved

Set these SD_OUT slots to "0" as they are not currently used and are reserved for future use.




FIGURE 6. AC Link Audio Input Frame

AC Link Input Frame

The audio input frame (input to the AC '97 Digital Controller) contains status and PCM data from the LM4543 control registers and stereo ADC. The Tag slot, slot 0, contains 16 bits that tell the AC '97 Digital Controller whether the LM4543 is ready and the validity of data from certain device subsections.

A new audio input frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the next rising edge of BIT_CLK, the LM4543 drives SD_IN with the first bit of slot 0. The Digital Controller samples SD_IN on the falling edge of BIT_CLK. The LM4543 will continue outputting the SD_IN stream on each successive rising edge of BIT_CLK. The LM4543 outputs data MSB first, in a MSB justified format. All reserved bits and slots are stuffed with "0" 's by the LM4543.

SD_IN Slot 0: Codec Status Bits

The first bit of SD_IN Slot 0 (bit 15), if asserted (="1"), indicates that the Codec is ready. The digital controller must probe further to see which other subsections are ready.

13




FIGURE 7. Start of Audio Input Frame

Bit	Description	Comment
15	Codec Ready Bit	0=Not Ready, 1=Ready
14	Slot 1 data valid	Status Address is valid
13	Slot 2 data valid	Status Data is valid
12	Slot 3 data valid	Left Audio PCM Data is valid
11	Slot 4 data valid	Right Audio PCM Data is valid

SD_IN Slot 1: Status Address

The slot echoes the control register which a read was requested on. The address echoed was initiated by a read request in the previous SD_OUT frame, slot 1.

Bits	Description	Comment
19	Reserved	Stuffed with "0"
18:12	Control Register Index	Echo of Control Register for which data is being returned.
11:0	Reserved	Stuffed with "0" 's

SD_IN Slot 2: Status Data

The slot returns the control register data. The data returned was initiated by a read request in the previous SD_OUT frame, slot 1.

Bits	Description	Comment
	Control	
19:4	Register Read	
	Data	
3:0	Reserved	Stuffed with "0" 's

SD_IN Slot 3: PCM Record Left Channel

This slot contains the left ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the left ADC.

Bits	Description	Comment
19:2	PCM Record Left Channel data	18 bit audio sample from left ADC

www.national.com

Bits	Description	Comment
1:0	Reserved	Stuffed with "0"'s

SD_IN Slot 4: PCM Record Right Channel

This slot contains the right ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the right ADC.

Bits	Description	Comment
19:2	PCM Record Right Channel data	18 bit audio sample from right ADC
1:0	Reserved	Stuffed with "0"'s

SD_IN Slots 5-12: Reserved

These SD_IN slots are set to $^{\prime\prime}0^{\prime\prime}$ as they are reserved for future use.

AC Link Low Power Mode




FIGURE 8. AC Link Powerdown Timing

Reset Register (00h)

Writing any value to this register causes a register reset which changes all of the registers back to their default values. If this register is read, the codec will return a value of 0D50h indicating that National 3D Sound is implemented and 18 bit data is supported by both the ADCs and DACs.

Master Volume Registers (02h, 06h)

These registers allows the output levels from LINE_OUT port and MONO_OUT port to be attenuated or muted. Each step is nominally 1.5dB and each output can be individually muted by setting the most significant bit to 1.

Mute	Mx5:Mx0	Function
0	00 0000	0dB attenuation
0	01 1111	46.5dB attenuation
0	1X XXXX	46.5dB attenuation
1	XX XXXX	mute
Default: 8000h		

PC Beep Register (0Ah)

This register controls the level of the PC_BEEP input. The PC_BEEP can be both attenuated and muted via register 0Ah. Step size is nominally 3dB. The signal present after the attenuation and mute block is summed into both the left and right channels.

Mute	PV3:0	Function
0	0000	0dB attenuation
0	1111	45dB attenuation
1	XXXX	mute
Default: 8000h		

Application Information (Continued)

Mixer Input Volume Registers (Index 0Ch - 18h)

These registers control the input volume controls including mute. Each volume control is 5 bit which provides from a range of +12dB gain to 34.5dB attenuation. For stereo ports, the left and right levels can be independently set. Muting a given port is accomplished by setting the MSB to 1. Setting the MSB to 1 for stereo ports mutes both the left and right channel. Register 0Eh has an additional 20dB boost for a microphone level input. This is enabled by setting bit 6 of register 0Eh to 1.

Mute	Gx4:Gx0	Function
0	00000	+12dB gain
0	01000	0dB gain
0	01111	34.5dB attenuation
1	XXXXX	mute
Default: 80) 08h (mono regs.)	, 8808h (stereo regs.)

Record Select Register (1Ah)

This register independently controls the source for the right and left channel which will be recorded by the stereo ADC. The default value is 0000h which corresponds to Mic in.

SL2:SL0	Left Record Source
0	Mic
1	CD In (L)
2	Video In (L)
3	Aux In (L)
4	Line In (L)
5	Stereo Mix (L)
6	Mono Mix (L)
7	Phone
SR2:SR0	Right Record Source
SR2:SR0 0	Right Record Source Mic
0	Mic
0	Mic CD In (R)
0 1 2	Mic CD In (R) Video In (R)
0 1 2 3	Mic CD In (R) Video In (R) Aux In (R)
0 1 2 3 4	Mic CD In (R) Video In (R) Aux In (R) Line In (R)

Record (Input) Gain Register (1Ch)

This registers controls the Record (Input) Gain level for the stereo input selected via the Record Select Control Register (1Ah). The gain can be programmed from 0dB to +22.5dB in 1.5dB steps. The level for the left and right channel can be individually controlled. The input can also be muted by setting the MSB to 1.

Mute	Gx3:Gx0	Function
0	1111	22.5dB gain
0	0000	0dB gain
1	XXXX	mute
Default: 8	000h	

General Purpose Register (20h)

This register controls many miscellaneous functions implemented on the LM4543. The miscellaneous functions include POP which allows the PCM to bypass the National 3D Sound circuitry, 3D which enables or disables the National 3D Sound circuitry, MIX which selects the MONO_OUT source, MS which selects the microphone mux source and LPBK which connects the output of the stereo ADC to input of the stereo DAC. LPBK provides for a digital loopthru path when enabled.

BIT	Function
POP	PCM out path and mute, 0 = pre 3D, 1 = post 3D
3D	National 3D Sound on / off 1 = on
MIX	Mono output select 0 = Mix, 1 = Mic
MS	Mic select 0 = Mic1 1 = Mic2
LPBK	ADC/DAC loopback

Powerdown Control / Status Register (26h)

This read/write register is used to monitor subsystem readiness and program LM4543 powerdown states. The lower half of this register is read only with a "1" indicated the subsection is ready. Writing to the lower 8 bits will have no effect. When the AC Link "Codec Ready" indicator bit (SDATA_IN slot 0, bit 15) is a 1 it indicates that the AC Link and AC '97 registers are in a fully operational state. The AC '97 Control ler must further probe the Powerdown Control / Status Register to determine exactly which subsections are ready.


	BIT	Function	
	REF	Vref's up to nominal level	
	ANL	Analog mixers ready	
	DAC	DAC section ready to accept data	
	ADC	ADC section ready to transmit data	
т	The supported newordown medea are as follows		

The supported powerdown modes are as follows.

BIT	Function
PRO	PCM in ADC's and Input Mux powerdown
PR1	PCM out DAC's powerdown
PR2	Analog Mixer powerdown (VREF still on)
PR3	Analog Mixer powerdown (VREF off)
PR4	Digital Interface (AC Link) powerdown (external clk off)
PR5	Internal Clk disable
PR6	not used

Reserved Registers (28h - 7Ah)

Do not write to these registers as they are reserved.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.