### Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MPC5602D Rev. 3.1, 02/2011



# **MPC5602D**



100 LQFP 14 mm x 14 mm



64 LQFP 10 mm x 10 mm

# MPC5602D Microcontroller Data Sheet

- Single issue, 32-bit CPU core complex (e200z0)
  - Compliant with the Power Architecture<sup>®</sup> embedded category
  - Includes an instruction set enhancement allowing variable length encoding (VLE) for code size footprint reduction. With the optional encoding of mixed 16-bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction.
- Up to 256 KB on-chip Code Flash supported with Flash controller and ECC
- 64 KB on-chip Data Flash with ECC
- Up to 16 KB on-chip SRAM with ECC
- Interrupt controller (INTC) with multiple interrupt vectors, including 20 external interrupt sources and 18 external interrupt/wakeup sources
- Frequency modulated phase-locked loop (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, Flash, or SRAM from multiple bus masters
- Boot assist module (BAM) supports internal Flash programming via a serial link (CAN or SCI)
- Timer supports input/output channels providing a range of 16-bit input capture, output compare, and pulse width modulation functions (eMIOS-lite)
- Up to 33 channel 12-bit analog-to-digital converter (ADC)
- 2 serial peripheral interface (DSPI) modules
- 3 serial communication interface (LINFlex) modules
- 1 enhanced full CAN (FlexCAN) module with configurable buffers
- Up to 79 configurable general purpose pins supporting input and output operations (package dependent)

- Real Time Counter (RTC) with clock source from 128 kHz or 16 MHz internal RC oscillator supporting autonomous wakeup with 1 ms resolution with max timeout of 2 seconds
- Up to 4 periodic interrupt timers (PIT) with 32-bit counter resolution
- 1 System Module Timer (STM)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class 1 standard
- Device/board boundary Scan testing supported with per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1)
- On-chip voltage regulator (VREG) for regulation of input supply for all internal levels

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2009, 2010. All rights reserved.

freescale Memiconductor

# **Table of Contents**

1	Introd	duction3	
	1.1	Document overview	
	1.2	Description	
2	Block	k diagram5	
3	Pack	age pinouts and signal descriptions	
	3.1	Package pinouts	
	3.2	Pin muxing	
4	Elect	trical characteristics	
	4.1	Introduction	
	4.2	Parameter classification	
	4.3	NVUSRO register	
		4.3.1 NVUSRO[PAD3V5V] field description 20	
		4.3.2 NVUSRO[OSCILLATOR_MARGIN]	
		field description20	
	4.4	Absolute maximum ratings	
	4.5	Recommended operating conditions22	
	4.6	Thermal characteristics24	
		4.6.1 Package thermal characteristics	
		4.6.2 Power considerations	
	4.7	I/O pad electrical characteristics25	
		4.7.1 I/O pad types	
		4.7.2 I/O input DC characteristics26	
		4.7.3 I/O output DC characteristics26	
		4.7.4 Output pin transition times29	
		4.7.5 I/O pad current specification	5
	4.8	RESET electrical characteristics34	
	4.9	Power management electrical characteristics36	
		4.9.1 Voltage regulator electrical characteristics 36	
		4.9.2 Voltage monitor electrical characteristics 38	6
	4.10	Low voltage domain power consumption	

4.11	Flash memory electrical characteristics	40
	4.11.1 Program/Erase characteristics	40
	4.11.2 Flash power supply DC characteristics	42
	4.11.3 Start-up/Switch-off timings	43
4.12	Electromagnetic compatibility (EMC) characteristics	43
	4.12.1 Designing hardened software	
	to avoid noise problems	44
	4.12.2 Electromagnetic interference (EMI)	44
	4.12.3 Absolute maximum ratings (electrical sensitivit	y)44
4.13	Fast external crystal oscillator (4 to 16 MHz)	
electr	rical characteristics	45
4.14	FMPLL electrical characteristics	49
4.15	Fast internal RC oscillator (16 MHz)	
	rical characteristics	49
4.16	Slow internal RC oscillator (128 kHz)	
electr	rical characteristics	50
4.17	ADC electrical characteristics	52
	4.17.1 Introduction	_
	4.17.2 Input impedance and ADC accuracy	52
	4.17.3 ADC electrical characteristics	57
4.18	On-chip peripherals	60
	4.18.1 Current consumption	
	4.18.2 DSPI characteristics	62
	4.18.3 JTAG characteristics	68
Packa	age characteristics	
5.1	Package mechanical data	
	5.1.1 100 LQFP mechanical outline drawing	69
	5.1.2 64 LQFP mechanical outline drawing	73
Orde	ring information	76

### 1 Introduction

### 1.1 Document overview

This document describes the device features and highlights the important electrical and physical characteristics.

### 1.2 Description

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0 host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit), providing improved code density. It operates at speeds of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user's implementations.

The device platform has a single level of memory hierarchy and can support a wide range of on-chip static random access memory (SRAM) and internal flash memory.

**Device Feature** MPC5601DxLH MPC5601DxLL MPC5602DxLH MPC5602DxLL CPU e200z0 Execution speed Static - up to 48 MHz Code Flash 128 KB 256 KB 64 KB (4 × 16 KB) Data Flash SRAM 12 KB 16 KB eDMA 16 ch ADC 16 ch, 12-bit 33 ch, 12-bit 16 ch, 12-bit 33 ch, 12-bit CTU 16 ch Total timer I/O1 13 ch, 16-bit 28 ch, 16-bit 13 ch, 16-bit 28 ch, 16-bit eMIOS • Type X<sup>2</sup> 2 ch 5 ch 2 ch 5 ch Type Y<sup>3</sup> 9 ch 9 ch Type G<sup>4</sup> 7 ch 7 ch 7 ch 7 ch • Type H<sup>5</sup> 4 ch 7 ch 4 ch 7 ch SCI (LINFlex) 3 SPI (DSPI) 2 CAN (FlexCAN) 1 GPIO<sup>6</sup> 45 79 79

Table 1. MPC5602D device comparison

#### Introduction

Table 1. MPC5602D device comparison (continued)

Feature	Device							
reature	MPC5601DxLH	MPC5601DxLL	MPC5602DxLH	MPC5602DxLL				
Debug		JTAG						
Package	64 LQFP	100 LQFP	64 LQFP	100 LQFP				

Refer to eMIOS section of device reference manual for information on the channel configuration and functions.

<sup>&</sup>lt;sup>2</sup> Type X = MC + MCB + OPWMT + OPWMB + OPWFMB + SAIC + SAOC

 $<sup>^{3}</sup>$  Type Y = OPWMT + OPWMB + SAIC + SAOC

<sup>&</sup>lt;sup>4</sup> Type G = MCB + IPWM + IPM + DAOC + OPWMT + OPWMB + OPWFMB + OPWMCB + SAIC + SAOC

<sup>&</sup>lt;sup>5</sup> Type H = IPWM + IPM + DAOC + OPWMT + OPWMB + SAIC + SAOC

<sup>&</sup>lt;sup>6</sup> I/O count based on multiplexing with peripherals

# 2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5602D device series.

Figure 1. MPC5602D series block diagram SRAM Code Flash Data Flash **JTAG** 16 KB 256 KB 64 KB JTAG Port  $\boxtimes \blacktriangleleft$ Switch SRAM Flash (Master) Nexus 1 Controller Controller e200z0h 64-bit 3 x 3 Crossbar Data NMI (Slave) (Master) SIUL Voltage (Slave) Regulator Interrupt requests (Slave) NMI from peripheral (Master) blocks  $\boxtimes$ INTC eDMA Clocks CMU **FMPLL** MC\_RGM MC\_CGM MC\_ME RTC STM SWT **ECSM** PIT BAM SSCM Peripheral Bridge SIUL 33 ch. 3 x 2 x WKPU CTU eMIOS LINFlex DSPI FlexCAN Reset Control ADC Interrupt Request External Interrupt  $\boxtimes$ Interrupt GPIO & Request Pad Control I/O Legend: Analog-to-Digital Converter ADC MC\_CGM Clock Generation Module MC\_ME MC\_PCU BAM Boot Assist Module Mode Entry Module Clock Monitor Unit CMU Power Control Unit CTU MC\_RGM Reset Generation Module Cross Triggering Unit Deserial Serial Peripheral Interface Non-Maskable Interrupt **DSPI** NMI **ECSM** Error Correction Status Module PIT Periodic Interrupt Timer eDMA **Enhanced Direct Memory Access** RTC Real-Time Clock eMIOS Enhanced Modular Input Output System SIUI System Integration Unit Lite Flash Flash memory **SRAM** Static Random-Access Memory FlexCAN Controller Area Network (FlexCAN) SSCM System Status Configuration Module **FMPLL** Frequency-Modulated Phase-Locked Loop STM System Timer Module **IMUX** Internal Multiplexer SWT Software Watchdog Timer INTC Interrupt Controller **WKPU** Wakeup Unit **JTAG** JTAG controller **XBAR** Crossbar switch **LINFlex** Serial Communication Interface (LIN support)

MPC5602D Microcontroller Data Sheet, Rev. 3.1

### **Block diagram**

Table 2 summarizes the functions of all blocks present in the MPC5602D series of microcontrollers. Please note that the presence and number of blocks varies by device and package.

Table 2. MPC5602D series block summary

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 12-bit analog-to digital-converter
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Error Correction Status Module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
Frequency-modulated phase-locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU

Table 2. MPC5602D series block summary (continued)

Block	Function
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Non-Maskable Interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Real-time counter (RTC)	Provides a free-running counter and interrupt generation capability that can be used for timekeeping applications
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR and operating system tasks
System watchdog timer (SWT)	Provides protection from runaway code
Wakeup Unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.

# 3.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to Table 3.

Figure 2 shows the MPC5602D in the 100 LQFP package.




Figure 3 shows the MPC5602D in the 64 LQFP package.




Figure 3. 64 LQFP pin configuration (top view)

#### Pin muxing 3.2

Table 3 defines the pin list and muxing for this device.

Each entry of Table 3 shows all the possible configurations for each pin, via the alternate functions. The default function assigned to each pin after reset is indicated by AF0.

Pin No. **Port PCR** I/O Pad **RESET Alternate Function Peripheral** direction<sup>2</sup> function<sup>1</sup> register 64 100 pin type config. **LQFP LQFP** Port A PA[0] PCR[0] AF0 GPIO[0] SIUL I/O M Tristate 5 12 AF1 E0UC[0] eMIOS\_0 I/O AF2 **CLKOUT** CGL 0 AF3 E0UC[13] I/O eMIOS\_0 WKUP[19]<sup>3</sup> **WKPU** 

Table 3. Functional port pin descriptions

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>	type		64 LQFP	100 LQFP
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 —	GPIO[1] E0UC[1] — — NMI <sup>4</sup> WKUP[2] <sup>3</sup>	SIUL eMIOS_0 — — WKPU WKPU	I/O I/O — — I	S	Tristate	4	7
PA[2]	PCR[2]	AF0 AF1 AF2 AF3	GPIO[2] E0UC[2] — — WKUP[3] <sup>3</sup>	SIUL eMIOS_0 — — WKPU	I/O I/O — —	S	Tristate	3	5
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 —	GPIO[3] E0UC[3] — — EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 — — SIUL ADC	I/O I/O — — I	S	Tristate	43	68
PA[4]	PCR[4]	AF0 AF1 AF2 AF3	GPIO[4] E0UC[4] — — WKUP[9] <sup>3</sup>	SIUL eMIOS_0 — — WKPU	I/O I/O — — I	S	Tristate	20	29
PA[5]	PCR[5]	AF0 AF1 AF2 AF3	GPIO[5] E0UC[5] —	SIUL eMIOS_0 —	I/O I/O —	М	Tristate	51	79
PA[6]	PCR[6]	AF0 AF1 AF2 AF3	GPIO[6] E0UC[6] — — EIRQ[1]	SIUL eMIOS_0 — — SIUL	I/O I/O — — I	S	Tristate	52	80
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 —	GPIO[7] E0UC[7] — — EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 — — SIUL ADC	I/O I/O — — I	S	Tristate	44	71
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — N/A <sup>5</sup>	GPIO[8] E0UC[8] E0UC[14] — EIRQ[3] ABS[0]	SIUL eMIOS_0 eMIOS_0 — SIUL BAM	I/O I/O — — I	S	Input, weak pull-up	45	72

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>			64 LQFP	100 LQFP
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A <sup>5</sup>	GPIO[9] E0UC[9] — FAB	SIUL eMIOS_0 — — BAM	I/O I/O — — I	S	Pull- down	46	73
PA[10]	PCR[10]	AF0 AF1 AF2 AF3	GPIO[10] E0UC[10] — LIN1TX ADC1_S[2]	SIUL eMIOS_0 — LINFlex_1 ADC	I/O I/O — O I	S	Tristate	47	74
PA[11]	PCR[11]	AF0 AF1 AF2 AF3 — —	GPIO[11] E0UC[11] — — EIRQ[16] ADC1_S[3] LIN2RX	SIUL eMIOS_0 — SIUL ADC LINFlex_2	I/O I/O — — I I	S	Tristate	48	75
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 —	GPIO[12] — — — EIRQ[17] SIN_0	SIUL  SIUL DSPI_0	I/O — — — I	S	Tristate	22	31
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 —	SIUL DSPI_0 —	I/O O —	М	Tristate	21	30
PA[14]	PCR[14]	AF0 AF1 AF2 AF3	GPIO[14] SCK_0 CS0_0 E0UC[0] EIRQ[4]	SIUL DSPI_0 DSPI_0 eMIOS_0 SIUL	I/O I/O I/O I/O I	М	Tristate	19	28
PA[15]	PCR[15]	AF0 AF1 AF2 AF3	GPIO[15] CS0_0 SCK_0 E0UC[1] WKUP[10] <sup>3</sup>	SIUL DSPI_0 DSPI_0 eMIOS_0 WKPU	I/O I/O I/O I/O I	M	Tristate	18	27
Port B									
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CANOTX — —	SIUL FlexCAN_0 —	I/O O —	М	Tristate	14	23

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>	type		64 LQFP	100 LQFP
PB[1]	PCR[17]	AF0 AF1 AF2 AF3 —	GPIO[17] — — — WKUP[4] <sup>3</sup> CANORX	SIUL — — — WKPU FlexCAN_0	I/O    I	S	Tristate	15	24
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LINOTX —	SIUL LINFlex_0 —	I/O O —	М	Tristate	64	100
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 —	GPIO[19] — — — WKUP[11] <sup>3</sup> LINORX	SIUL  WKPU LINFlex_0	I/O — — — I	S	Tristate	1	1
PB[4]	PCR[20]	AF0 AF1 AF2 AF3	GPIO[20] — — — ADC1_P[0]	SIUL — — — ADC	  -  -  - 	I	Tristate	32	50
PB[5]	PCR[21]	AF0 AF1 AF2 AF3	GPIO[21] — — — ADC1_P[1]	SIUL — — — — ADC	  -  -  - 	I	Tristate	35	53
PB[6]	PCR[22]	AF0 AF1 AF2 AF3	GPIO[22] — — — ADC1_P[2]	SIUL — — — ADC	  -  -  -	I	Tristate	36	54
PB[7]	PCR[23]	AF0 AF1 AF2 AF3	GPIO[23] — — — ADC1_P[3]	SIUL — — — ADC	  -  -  - 	I	Tristate	37	55
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 —	GPIO[24] — — — ADC1_S[4] WKUP[25] <sup>3</sup>	SIUL — — — ADC WKPU	  -  -  - 	I	Tristate	30	39

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>			64 LQFP	100 LQFP
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 —	GPIO[25] — — — ADC1_S[5] WKUP[26] <sup>3</sup>	SIUL  —  —  ADC WKPU	  -  -  - 	I	Tristate	29	38
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 —	GPIO[26] — — — ADC1_S[6] WKUP[8] <sup>3</sup>	SIUL — — — ADC WKPU	I/O — — — I	J	Tristate	31	40
PB[11]	PCR[27]	AF0 AF1 AF2 AF3	GPIO[27] E0UC[3] — CS0_0 ADC1_S[12]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — I/O	J	Tristate	38	59
PB[12]	PCR[28]	AF0 AF1 AF2 AF3	GPIO[28] E0UC[4] — CS1_0 ADC1_X[0]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O	J	Tristate	39	61
PB[13]	PCR[29]	AF0 AF1 AF2 AF3	GPIO[29] E0UC[5] — CS2_0 ADC1_X[1]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O I	J	Tristate	40	63
PB[14]	PCR[30]	AF0 AF1 AF2 AF3	GPIO[30] E0UC[6] — CS3_0 ADC1_X[2]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O I	J	Tristate	41	65
PB[15]	PCR[31]	AF0 AF1 AF2 AF3	GPIO[31] E0UC[7] — CS4_0 ADC1_X[3]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O	J	Tristate	42	67
Port C									
PC[0] <sup>6</sup>	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O — I	M	Input, weak pull-up	59	87
PC[1] <sup>6</sup>	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F	Tristate	54	82

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>	type		64 LQFP	100 LQFP
PC[2]	PCR[34]	AF0 AF1 AF2 AF3	GPIO[34] SCK_1 — — EIRQ[5]	SIUL DSPI_1 — — SIUL	I/O I/O — —	М	Tristate	50	78
PC[3]	PCR[35]	AF0 AF1 AF2 AF3	GPIO[35] CS0_1 MA[0] — EIRQ[6]	SIUL DSPI_1 ADC — SIUL	I/O I/O O —	S	Tristate	49	77
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 —	GPIO[36]   SIN_1 EIRQ[18]	SIUL — — — DSPI_1 SIUL	I/O — — — I	М	Tristate	62	92
PC[5]	PCR[37]	AF0 AF1 AF2 AF3	GPIO[37] SOUT_1 — — EIRQ[7]	SIUL DSPI_1 — — SIUL	I/O O — — I	М	Tristate	61	91
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX —	SIUL LINFlex_1 —	I/O O —	S	Tristate	16	25
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39] — — — LIN1RX WKUP[12] <sup>3</sup>	SIUL  LINFlex_1 WKPU	I/O   I	S	Tristate	17	26
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX —	SIUL LINFlex_2 —	I/O O —	S	Tristate	63	99
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 —	GPIO[41]  —  —  LIN2RX WKUP[13] <sup>3</sup>	SIUL  LINFlex_2 WKPU	I/O — — — I	S	Tristate	2	2
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] — — MA[1]	SIUL — — ADC	I/O — — O	М	Tristate	13	22

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>	type		64 LQFP	100 LQFP
PC[11]	PCR[43]	AF0 AF1 AF2 AF3	GPIO[43] — — MA[2] WKUP[5] <sup>3</sup>	SIUL — — ADC WKPU	I/O — — O I	S	Tristate	_	21
PC[12]	PCR[44]	AF0 AF1 AF2 AF3	GPIO[44] E0UC[12] — — EIRQ[19]	SIUL eMIOS_0 — — SIUL	I/O I/O — — I	М	Tristate	_	97
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] —	SIUL eMIOS_0 —	I/O I/O —	S	Tristate	_	98
PC[14]	PCR[46]	AF0 AF1 AF2 AF3	GPIO[46] E0UC[14] — — EIRQ[8]	SIUL eMIOS_0 — — SIUL	I/O I/O — — I	S	Tristate	_	3
PC[15]	PCR[47]	AF0 AF1 AF2 AF3	GPIO[47] E0UC[15] — — EIRQ[20]	SIUL eMIOS_0 — — SIUL	I/O I/O — — I	М	Tristate	_	4
Port D	L								
PD[0]	PCR[48]	AF0 AF1 AF2 AF3 —	GPIO[48] — — — WKUP[27] <sup>3</sup> ADC1_P[4]	SIUL — — — WKPU ADC	  -  -  - 	I	Tristate		41
PD[1]	PCR[49]	AF0 AF1 AF2 AF3 —	GPIO[49] — — — WKUP[28] <sup>3</sup> ADC1_P[5]	SIUL — — — WKPU ADC	  -  -  - 	I	Tristate	_	42
PD[2]	PCR[50]	AF0 AF1 AF2 AF3	GPIO[50] — — — ADC1_P[6]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	43

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>	type		64 LQFP	100 LQFP
PD[3]	PCR[51]	AF0 AF1 AF2 AF3	GPIO[51] — — — — ADC1_P[7]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	44
PD[4]	PCR[52]	AF0 AF1 AF2 AF3	GPIO[52] — — — ADC1_P[8]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	45
PD[5]	PCR[53]	AF0 AF1 AF2 AF3	GPIO[53] — — — — ADC1_P[9]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	46
PD[6]	PCR[54]	AF0 AF1 AF2 AF3	GPIO[54] — — — ADC1_P[10]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	47
PD[7]	PCR[55]	AF0 AF1 AF2 AF3	GPIO[55] — — — ADC1_P[11]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	48
PD[8]	PCR[56]	AF0 AF1 AF2 AF3	GPIO[56] — — — ADC1_P[12]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	49
PD[9]	PCR[57]	AF0 AF1 AF2 AF3	GPIO[57] — — — ADC1_P[13]	SIUL — — — ADC	  -  -  -	I	Tristate	_	56
PD[10]	PCR[58]	AF0 AF1 AF2 AF3	GPIO[58] — — — ADC1_P[14]	SIUL — — — ADC	  -  -  - 	I	Tristate	_	57
PD[11]	PCR[59]	AF0 AF1 AF2 AF3	GPIO[59] — — — ADC1_P[15]	SIUL — — — ADC	  -  -  -	I	Tristate	_	58

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>		config.	64 LQFP	100 LQFP
PD[12]	PCR[60]	AF0 AF1 AF2 AF3	GPIO[60] CS5_0 E0UC[24]	SIUL DSPI_0 eMIOS_0 —	I/O O I/O —	J	Tristate	_	60
		_	ADC1_S[8]	ADC	I				
PD[13]	PCR[61]	AF0 AF1 AF2 AF3	GPIO[61] CS0_1 E0UC[25] — ADC1_S[9]	SIUL DSPI_1 eMIOS_0 — ADC	I/O I/O I/O —	J	Tristate	_	62
PD[14]	PCR[62]	AF0 AF1 AF2 AF3	GPIO[62] CS1_1 E0UC[26] — ADC1_S[10]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O —	J	Tristate	_	64
PD[15]	PCR[63]	AF0 AF1 AF2 AF3	GPIO[63] CS2_1 E0UC[27] — ADC1_S[11]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O — I	J	Tristate	_	66
Port E			ADC1_3[11]	ADC	1				
PE[0]	PCR[64]	AF0 AF1 AF2 AF3	GPIO[64] E0UC[16] — — WKUP[6] <sup>3</sup>	SIUL eMIOS_0 — — WKPU	I/O I/O — —	S	Tristate	_	6
PE[1]	PCR[65]	AF0 AF1 AF2 AF3	GPIO[65] E0UC[17] —	SIUL eMIOS_0 —	I/O I/O —	М	Tristate	_	8
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 —	GPIO[66] E0UC[18] — — EIRQ[21] SIN_1	SIUL eMIOS_0 — — SIUL DSPI_1	I/O I/O — — I	M	Tristate	_	89
PE[3]	PCR[67]	AF0 AF1 AF2 AF3	GPIO[67] E0UC[19] SOUT_1 —	SIUL eMIOS_0 DSPI_1	I/O I/O O	М	Tristate	_	90
PE[4]	PCR[68]	AF0 AF1 AF2 AF3	GPIO[68] E0UC[20] SCK_1	SIUL eMIOS_0 DSPI_1	I/O I/O I/O	М	Tristate	_	93
		_	EIRQ[9]	SIUL	I				

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate			I/O	Pad	RESET	Pin	No.
pin	register	function <sup>1</sup>	Function	Peripheral	direction <sup>2</sup>			64 LQFP	100 LQFP
PE[5]	PCR[69]	AF0 AF1 AF2 AF3	GPIO[69] E0UC[21] CS0_1 MA[2]	SIUL eMIOS_0 DSPI_1 ADC	I/O I/O I/O O	М	Tristate	_	94
PE[6]	PCR[70]	AF0 AF1 AF2 AF3	GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[21]	SIUL eMIOS_0 DSPI_0 ADC SIUL	I/O I/O O O	М	Tristate	_	95
PE[7]	PCR[71]	AF0 AF1 AF2 AF3	GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[21]	SIUL eMIOS_0 DSPI_0 ADC SIUL	I/O I/O O O	М	Tristate	_	96
PE[8]	PCR[72]	AF0 AF1 AF2 AF3	GPIO[72] — E0UC[22] —	SIUL — eMIOS_0 —	I/O — I/O —	М	Tristate	_	9
PE[9]	PCR[73]	AF0 AF1 AF2 AF3	GPIO[73] — E0UC[23] — WKUP[7] <sup>3</sup>	SIUL  eMIOS_0  WKPU	I/O — I/O — I	S	Tristate	_	10
PE[10]	PCR[74]	AF0 AF1 AF2 AF3	GPIO[74] — CS3_1 — EIRQ[10]	SIUL — DSPI_1 — SIUL	I/O  O  I	S	Tristate	_	11
PE[11]	PCR[75]	AF0 AF1 AF2 AF3	GPIO[75] E0UC[24] CS4_1 — WKUP[14] <sup>3</sup>	SIUL eMIOS_0 DSPI_1 — WKPU	I/O I/O O —	S	Tristate	_	13
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 —	GPIO[76]   ADC1_S[7] EIRQ[11]	SIUL — — — ADC SIUL	I/O   I	S	Tristate	_	76
Port H					•				•
PH[9] <sup>6</sup>	PCR[121]	AF0 AF1 AF2 AF3	GPIO[121] — TCK —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	60	88

Table 3. Functional port pin descriptions (continued)

Port	PCR	Alternate function <sup>1</sup>	Function	Peripheral	I/O direction <sup>2</sup>	Pad	RESET	Pin No.		
pin	register							64 LQFP	100 LQFP	
PH[10] <sup>6</sup>	PCR[122]	AF0 AF1 AF2 AF3	GPIO[122] — TMS —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	53	81	

- Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".
- Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
- <sup>3</sup> All WKUP pins also support external interrupt capability. See "wakeup unit" chapter for further details.
- <sup>4</sup> NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
- 5 "Not applicable" because these functions are available only while the device is booting. Refer to "BAM" chapter of the device reference manual for details.
- Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively). It is up to the user to configure these pins as GPIO when needed.

### 4 Electrical characteristics

### 4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

#### CAUTION

All of the following parameter values can vary depending on the application and must be confirmed during silicon validation, silicon characterization or silicon reliability trial.

#### 4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 4 are used and the parameters are tagged accordingly in the tables where appropriate.

**Table 4. Parameter classifications** 

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 4.3 NVUSRO register

Portions of the device configuration, such as high voltage supply, oscillator margin, and watchdog enable/disable after reset are controlled via bit values in the non-volatile user options register (NVUSRO) register.

For a detailed description of the NVUSRO register, please refer to the MPC5602D reference manual.

### 4.3.1 NVUSRO[PAD3V5V] field description

Table 5 shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 5. PAD3V5V field description<sup>1</sup>

Value <sup>2</sup>	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

See the device reference manual for more information on the NVUSRO register.

The DC electrical characteristics are dependent on the PAD3V5V bit value.

### 4.3.2 NVUSRO[OSCILLATOR\_MARGIN] field description

Table 6 shows how NVUSRO[OSCILLATOR\_MARGIN] controls the device configuration.

<sup>&</sup>lt;sup>2</sup> '1' is delivery value. It is part of shadow Flash, thus programmable by customer.

Table 6. OSCILLATOR\_MARGIN field description<sup>1</sup>

Value <sup>2</sup>	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

<sup>1</sup> See the device reference manual for more information on the NVUSRO register.

The fast external crystal oscillator consumption is dependent on the OSCILLATOR\_MARGIN bit value.

# 4.4 Absolute maximum ratings

Table 7. Absolute maximum ratings

Symbo		С	Parameter	Conditions	Va	lue	Unit
Symbo	1	C	raiailletei	Conditions	Min	Max	Onne
V <sub>SS</sub>	SR	_	Digital ground on VSS_HV pins	_	0	0	٧
V <sub>DD</sub>	SR		Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	_	-0.3	6.0	٧
V <sub>SS_LV</sub>	SR	_	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> – 0.1	V <sub>SS</sub> + 0.1	V
V <sub>DD_BV</sub>	SR	_	Voltage on VDD_BV pin (regulator supply)	_	-0.3	6.0	٧
			with respect to ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	V <sub>DD</sub> – 0.3	$V_{DD} + 0.3$	
V <sub>SS_ADC</sub>	SR		Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> – 0.1	V <sub>SS</sub> + 0.1	V
$V_{DD\_ADC}$	SR	_	Voltage on VDD_HV_ADC pin (ADC	_	-0.3	6.0	٧
			reference) with respect to ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	
V <sub>IN</sub>	SR	_	Voltage on any GPIO pin with respect to	_	-0.3	6.0	٧
			ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	$V_{DD} - 0.3$	$V_{DD} + 0.3$	
I <sub>INJPAD</sub>	SR		Injected input current on any pin during overload condition	_	-10	10	mA
I <sub>INJSUM</sub>	SR	_	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
I <sub>AVGSEG</sub>	SR	_	Sum of all the static I/O current within a supply segment <sup>1</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	70	mA
				$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	64	
I <sub>CORELV</sub>	SR		Low voltage static current sink through VDD_BV	_	_	150	mA
T <sub>STORAGE</sub>	SR	_	Storage temperature	_	-55	150	°C

<sup>1</sup> Supply segments are described in Section 4.7.5, "I/O pad current specification.

 $<sup>^{2}\,\,</sup>$  '1' is delivery value. It is part of shadow Flash, thus programmable by customer.

#### **NOTE**

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{IN} > V_{DD}$  or  $V_{IN} < V_{SS}$ ), the voltage on pins with respect to ground ( $V_{SS}$ ) must not exceed the recommended values.

# 4.5 Recommended operating conditions

Table 8. Recommended operating conditions (3.3 V)

Symbo	ı	С	Parameter	Conditions	Va	lue	Unit
Symbo	"	C	Farameter	Conditions	Min	Max	Oilli
V <sub>SS</sub>	SR	_	Digital ground on VSS_HV pins	_	0	0	V
V <sub>DD</sub> <sup>1</sup>	SR		Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	_	3.0	3.6	V
V <sub>SS_LV</sub> <sup>2</sup>	SR		Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> – 0.1	V <sub>SS</sub> + 0.1	V
V <sub>DD_BV</sub> <sup>3</sup>	SR	_	Voltage on VDD_BV pin (regulator supply) with	_	3.0	3.6	٧
			respect to ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	V <sub>DD</sub> – 0.1	V <sub>DD</sub> + 0.1	
V <sub>SS_ADC</sub>	SR		Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> - 0.1	V <sub>SS</sub> + 0.1	V
V <sub>DD_ADC</sub> <sup>4</sup>	SR	_	Voltage on VDD_HV_ADC pin (ADC reference)	_	3.0 <sup>5</sup>	3.6	٧
			with respect to ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	V <sub>DD</sub> - 0.1	V <sub>DD</sub> + 0.1	
V <sub>IN</sub>	SR	_	Voltage on any GPIO pin with respect to ground	_	V <sub>SS</sub> - 0.1	_	V
			(V <sub>SS</sub> )	Relative to V <sub>DD</sub>	_	V <sub>DD</sub> + 0.1	
I <sub>INJPAD</sub>	SR	_	Injected input current on any pin during overload condition	_	-5	5	mA
I <sub>INJSUM</sub>	SR		Absolute sum of all injected input currents during overload condition	_	-50	50	mA
TV <sub>DD</sub>	SR	_	V <sub>DD</sub> slope to ensure correct power up <sup>6</sup>	_	TBD	0.25	V/µs
T <sub>A</sub>	SR	_	Ambient temperature under bias	f <sub>CPU</sub> ≤ 48 MHz	-40	125	°C
T <sub>J</sub>	SR	—	Junction temperature under bias	_	-40	150	

 $<sup>^{1}</sup>$  100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair.

 $<sup>^2</sup>$  330 nF capacitance needs to be provided between each  $V_{DD\ LV}/V_{SS\ LV}$  supply pair.

<sup>470</sup> nF capacitance needs to be provided between V<sub>DD\_BV</sub> and the nearest V<sub>SS\_LV</sub> (higher value may be needed depending on external regulator characteristics).

 $<sup>^4</sup>$  100 nF capacitance needs to be provided between  $V_{DD\ ADC}/V_{SS\ ADC}$  pair.

<sup>&</sup>lt;sup>5</sup> Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V<sub>LVDHVL</sub>, device is reset.

<sup>&</sup>lt;sup>6</sup> Guaranteed by device validation

Table 9. Recommended operating conditions (5.0 V)

Cumbo		С	Parameter	Conditions	Va	lue	Unit
Symbo	•	C	Parameter	Conditions	Min	Max	Onit
V <sub>SS</sub>	SR	_	Digital ground on VSS_HV pins	_	0	0	٧
V <sub>DD</sub> <sup>1</sup>	SR	_	Voltage on VDD_HV pins with respect to ground	_	4.5	5.5	٧
			(V <sub>SS</sub> )	Voltage drop <sup>2</sup>	3.0	5.5	
V <sub>SS_LV</sub> <sup>3</sup>	SR	_	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground ( ${\rm V}_{\rm SS}$ )	_	V <sub>SS</sub> – 0.1	V <sub>SS</sub> + 0.1	٧
V <sub>DD_BV</sub> <sup>4</sup>	SR	_	Voltage on VDD_BV pin (regulator supply) with	_	4.5	5.5	٧
			respect to ground (V <sub>SS</sub> )	Voltage drop <sup>(2)</sup>	3.0	5.5	
				Relative to V <sub>DD</sub>	V <sub>DD</sub> – 0.1	V <sub>DD</sub> + 0.1	
V <sub>SS_ADC</sub>	SR		Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub>	_	V <sub>SS</sub> – 0.1	V <sub>SS</sub> + 0.1	٧
V <sub>DD_ADC</sub> <sup>5</sup>	SR	_	Voltage on VDD_HV_ADC pin (ADC reference) with	_	4.5	5.5	٧
			respect to ground (V <sub>SS</sub> )	Voltage drop <sup>(2)</sup>	3.0	5.5	
				Relative to V <sub>DD</sub>	V <sub>DD</sub> – 0.1	V <sub>DD</sub> + 0.1	
V <sub>IN</sub>	SR	_	Voltage on any GPIO pin with respect to ground	_	V <sub>SS</sub> – 0.1	_	٧
			(V <sub>SS</sub> )	Relative to V <sub>DD</sub>	_	V <sub>DD</sub> + 0.1	
I <sub>INJPAD</sub>	SR	_	Injected input current on any pin during overload condition	_	-5	5	mA
I <sub>INJSUM</sub>	SR	_	Absolute sum of all injected input currents during overload condition	_	-50	50	
TV <sub>DD</sub>	SR	_	V <sub>DD</sub> slope to ensure correct power up <sup>6</sup>	_	TBD	0.25	V/µs
T <sub>A</sub>	SR	_	Ambient temperature under bias	f <sub>CPU</sub> ≤ 48 MHz	-40	125	°C
T <sub>J</sub>	SR	_	Junction temperature under bias	_	-40	150	

 $<sup>\</sup>overline{\ }^1$  100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair.

#### **NOTE**

SRAM data retention is guaranteed with  $V_{DD\ LV}$  not below 1.08 V.

Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.6 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

 $<sup>^3</sup>$  330 nF capacitance needs to be provided between each  $V_{DD\_LV}/V_{SS\_LV}$  supply pair.

<sup>4 470</sup> nF capacitance needs to be provided between V<sub>DD\_BV</sub> and the nearest V<sub>SS\_LV</sub> (higher value may be needed depending on external regulator characteristics).

 $<sup>^{5}</sup>$  100 nF capacitance needs to be provided between  $V_{DD\ ADC}/V_{SS\ ADC}$  pair.

<sup>&</sup>lt;sup>6</sup> Guaranteed by device validation

### 4.6 Thermal characteristics

### 4.6.1 Package thermal characteristics

Table 10. LQFP thermal characteristics<sup>1</sup>

Sym	bol	С	Parameter	Conditions <sup>2</sup>	Pin count	Value <sup>3</sup>	Unit
$R_{\theta JA}$	СС	D	Thermal resistance,	Single-layer board —1s	64	72.1	°C/W
			junction-to-ambient natural convection <sup>4</sup>		100	65.2	
				Four-layer board — 2s2p	64	57.3	
					100	51.8	
$R_{\theta JB}$	CC	D	Thermal resistance,	Single-layer board — 1s	64	45.6	°C/W
			junction-to-board <sup>5</sup>		100	42.6	
				Four-layer board — 2s2p	64	44.1	
				100	41.3		
$R_{\theta JC}$	R <sub>OJC</sub> CC D	Thermal resistance,	Single-layer board — 1s	64	26.5	°C/W	
			junction-to-case <sup>6</sup>		100	23.9	
				Four-layer board — 2s2p	64	26.2	
					100	23.7	
$\Psi_{JB}$	СС	D	Junction-to-board thermal	Single-layer board — 1s	64	41	°C/W
			characterization parameter, natural convection		100	41.6	
				Four-layer board — 2s2p	64	43	
					100	43.4	
$\Psi_{\sf JC}$	СС	D	Junction-to-case thermal	Single-layer board — 1s	64	11.5	°C/W
	characterization parameter, natural convection	characterization parameter, natural		100	10.4		
		Four-layer board — 2s2p	64	11.1			
					100	10.2	

<sup>&</sup>lt;sup>1</sup> Thermal characteristics are targets based on simulation that are subject to change per device characterization.

 $<sup>^{2}</sup>$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C

<sup>&</sup>lt;sup>3</sup> All values need to be confirmed during device validation.

Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R<sub>thJA</sub> and R<sub>thJMA</sub>.

Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R<sub>th.IB</sub>.

Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as R<sub>thJC</sub>.

#### 4.6.2 Power considerations

The average chip-junction temperature, T<sub>I</sub>, in degrees Celsius, may be calculated using Equation 1:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA})$$
 Eqn. 1

Where:

 $T_A$  is the ambient temperature in °C.

 $R_{\theta IA}$  is the package junction-to-ambient thermal resistance, in °C/W.

 $P_D$  is the sum of  $P_{INT}$  and  $P_{I/O}$  ( $P_D = P_{INT} + P_{I/O}$ ).

P<sub>INT</sub> is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in watts. This is the chip internal power.

P<sub>I/O</sub> represents the power dissipation on input and output pins; user determined.

Most of the time for the applications,  $P_{I/O} < P_{INT}$  and may be neglected. On the other hand,  $P_{I/O}$  may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is given by:

$$P_D = K / (T_J + 273 \, ^{\circ}C)$$
 Eqn. 2

Therefore, solving equations 1 and 2:

$$K = P_D x (T_\Delta + 273 °C) + R_{0.1\Delta} x P_D^2$$
 Eqn. 3

Where:

K is a constant for the particular part, which may be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_{A.}$  Using this value of K, the values of  $P_D$  and  $P_D$  and  $P_D$  and  $P_D$  and  $P_D$  and  $P_D$  and  $P_D$  are obtained by solving equations 1 and 2 iteratively for any value of  $P_D$ .

### 4.7 I/O pad electrical characteristics

# 4.7.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Input only pads—These pads are associated to ADC channels (ADC\_P[X]) providing low input leakage.

Medium pads can use slow configuration to reduce electromagnetic emission except for PC[1], that is medium only, at the cost of reducing AC performance.

### 4.7.2 I/O input DC characteristics

Table 11 provides input DC electrical characteristics as described in Figure 4.

V<sub>DD</sub>
V<sub>IH</sub>
V<sub>IL</sub>
PDIx = '1'
(GPDI register of SIUL)
PDIx = '0'

Figure 4. I/O input DC electrical characteristics definition

Table 11. I/O input DC electrical characteristics

Symb	nol	С	Parameter	Condi	tions <sup>1</sup>			Unit	
Joynna	,01		rarameter	Contain	iioiio	Min	Тур	Max	Oiiit
V <sub>IH</sub>	SR	Р	Input high level CMOS (Schmitt Trigger)	_	-	0.65V <sub>DD</sub>	_	V <sub>DD</sub> +0.4	V
V <sub>IL</sub>	SR	Р	Input low level CMOS (Schmitt Trigger)	_		-0.4	_	0.35V <sub>DD</sub>	
V <sub>HYS</sub>	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V <sub>DD</sub>	_	_		
I <sub>LKG</sub>	СС	Р	Digital input leakage	No injection	T <sub>A</sub> = -40 °C	_	2	_	nA
		Р		on adjacent pin	T <sub>A</sub> = 25 °C	_	2	_	
		D			T <sub>A</sub> = 105 °C	_	12	500	
		Р			T <sub>A</sub> = 125 °C	_	70	1000	
W <sub>FI</sub> <sup>3</sup>	SR	Р	Digital input filtered pulse	_		_	_	40	ns
W <sub>NFI</sub> <sup>3</sup>	SR	Р	Digital input not filtered pulse	_	-	1000	_	_	ns

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified

# 4.7.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

- Table 12 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- Table 13 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 14 provides output driver characteristics for I/O pads when in MEDIUM configuration.

Table 12. I/O pull-up/pull-down DC electrical characteristics

Symb	hol	С	Parameter	Conditio		Unit			
Joynn	JO1		rannotor	Condition	),ii3	Min	Тур	Max	Oint
II <sub>WPU</sub> I	CC	Р	Weak pull-up current absolute value	$V_{IN} = V_{IL}$	PAD3V5V = 0	10	_	150	μΑ
		С		$V_{DD} = 5.0 \text{ V} \pm 10\%$	$PAD3V5V = 1^2$	10	_	250	
		Р		$V_{IN} = V_{IL},$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10		150	
II <sub>WPD</sub> I	CC	Р	Weak pull-down current absolute value	$V_{IN} = V_{IH}$	PAD3V5V = 0	10	_	150	μΑ
		С		$V_{DD} = 5.0 \text{ V} \pm 10\%$	$PAD3V5V = 1^2$	10	_	250	
		Р		$V_{IN} = V_{IH},$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	_	150	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_{A}$  = –40 to 125 °C, unless otherwise specified.

Table 13. SLOW configuration output buffer electrical characteristics

Sym	Symbol		Parameter	Conditions <sup>1</sup>		v	Unit		
Jyiii			i arameter		Min	Тур	Max		
V <sub>OH</sub>	CC	Р	Output high level SLOW configuration	Push Pull	$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V <sub>DD</sub>	_	_	V
		С			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^2$	0.8V <sub>DD</sub>	_	_	
		С			$I_{OH} = -1$ mA, $V_{DD} = 3.3$ V ± 10%, PAD3V5V = 1 (recommended)	V <sub>DD</sub> – 0.8	_	_	
V <sub>OL</sub>	СС	Р	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_	_	0.1V <sub>DD</sub>	V
		С			$I_{OL}$ = 2 mA, $V_{DD}$ = 5.0 V ± 10%, PAD3V5V = 1 <sup>(2)</sup>	_	_	0.1V <sub>DD</sub>	
		С			$I_{OL}$ = 1 mA, $V_{DD}$ = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>&</sup>lt;sup>2</sup> The configuration PAD3V5 = 1 when  $V_{DD}$  = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

<sup>&</sup>lt;sup>2</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

#### **Electrical characteristics**

Table 14. MEDIUM configuration output buffer electrical characteristics

Sym	Symbol		Parameter	Conditions <sup>1</sup>		V	Unit		
Jyiii			raiametei		Min	Тур	Max	Oint	
V <sub>OH</sub>	СС	С	Output high level MEDIUM configuration	Push Pull	$I_{OH} = -3.8 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	0.8V <sub>DD</sub>	_	_	V
		Р			$I_{OH}$ = -2 mA, $V_{DD}$ = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V <sub>DD</sub>	_	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^2$	0.8V <sub>DD</sub>	_	_	
		С			$I_{OH} = -1$ mA, $V_{DD} = 3.3$ V ± 10%, PAD3V5V = 1 (recommended)	V <sub>DD</sub> – 0.8	_	_	
		С			$I_{OH} = -100 \ \mu A,$ $V_{DD} = 5.0 \ V \pm 10\%, \ PAD3V5V = 0$	0.8V <sub>DD</sub>	_	_	
V <sub>OL</sub>	CC	С	Output low level MEDIUM configuration	Push Pull	$I_{OL} = 3.8 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	0.2V <sub>DD</sub>	V
		Р			$I_{OL}$ = 2 mA, $V_{DD}$ = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_	_	0.1V <sub>DD</sub>	
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	_	_	0.1V <sub>DD</sub>	
		С			$I_{OL}$ = 1 mA, $V_{DD}$ = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	
		С			$I_{OH} = 100 \ \mu A,$ $V_{DD} = 5.0 \ V \pm 10\%, \ PAD3V5V = 0$	_	_	0.1V <sub>DD</sub>	

 $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_{A} = -40 \text{ to } 125 \,^{\circ}\text{C}$ , unless otherwise specified  $V_{DD} = 10 \,^{\circ}\text{C}$  The configuration PAD3V5 = 1 when  $V_{DD} = 10 \,^{\circ}\text{C}$  V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

### 4.7.4 Output pin transition times

Table 15. Output pin transition times

Symbol		C	Parameter	Conditions <sup>1</sup>			Value <sup>2</sup>		
Oy.	Cymbol		i didilicici		Conditions			Max	Unit
$T_{tr}$	CC	D		C <sub>L</sub> = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	50	ns
		Τ	SLOW configuration	C <sub>L</sub> = 50 pF		_	_	100	
		D		C <sub>L</sub> = 100 pF		_	_	125	
		D		C <sub>L</sub> = 25 pF	$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	50	
		Τ		C <sub>L</sub> = 50 pF		_	_	100	
		D		C <sub>L</sub> = 100 pF		_	_	125	
$T_{tr}$	CC	D	Output transition time output pin <sup>(3)</sup>	C <sub>L</sub> = 25 pF	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1		_	10	ns
		Τ	MEDIUM configuration	C <sub>L</sub> = 50 pF			_	20	
		D		C <sub>L</sub> = 100 pF		_	_	40	
		D		C <sub>L</sub> = 25 pF	$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	12	
		Т		C <sub>L</sub> = 50 pF	SIUL.PCRx.SRC = 1	_	_	25	
		D		C <sub>L</sub> = 100 pF			_	40	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified

### 4.7.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in Table 16.

Table 17 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the  $I_{AVGSEG}$  maximum value.

Table 16. I/O supply segment

Package	Supply segment							
rackage	1	2	3	4				
100 LQFP	pin 16 – pin 35	pin 37 – pin 69	pin 70 – pin 83	pin 84 – pin 15				
64 LQFP	pin 8 – pin 26	pin 28 – pin 55	pin 56 – pin 7	_				

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

 $<sup>^3</sup>$  C<sub>L</sub> includes device and package capacitances (C<sub>PKG</sub> < 5 pF).

#### **Electrical characteristics**

Table 17. I/O consumption

Symbol		С	Parameter	Condi	tions1		Value <sup>2</sup>		Unit
Symbol			Parameter	Condi	Min	Тур	Max	Oiiii	
I <sub>SWTSLW</sub> ,3	CC	D	for SLOW	C <sub>L</sub> = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	20	mA
			configuration		V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	
I <sub>SWTMED</sub> <sup>(3)</sup>	CC	D	Dynamic I/O current for MEDIUM	C <sub>L</sub> = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	29	mA
			configuration		$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	_	17	
I <sub>RMSSLW</sub>	СС	D	Root medium square	C <sub>L</sub> = 25 pF, 2 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\%,$	_	_	2.3	mA
			I/O current for SLOW configuration	C <sub>L</sub> = 25 pF, 4 MHz	PAD3V5V = 0		_	3.2	
				C <sub>L</sub> = 100 pF, 2 MHz		_	_	6.6	
				C <sub>L</sub> = 25 pF, 2 MHz	$V_{DD} = 3.3 \text{ V} \pm 10\%,$	_	_	1.6	
				C <sub>L</sub> = 25 pF, 4 MHz	PAD3V5V = 1	_	_	2.3	
				C <sub>L</sub> = 100 pF, 2 MHz		_	_	4.7	
I <sub>RMSMED</sub>	СС	D	Root medium square	C <sub>L</sub> = 25 pF, 13 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\%,$	_	_	6.6	mA
			I/O current for MEDIUM	C <sub>L</sub> = 25 pF, 40 MHz	PAD3V5V = 0	_	_	13.4	-
			configuration	C <sub>L</sub> = 100 pF, 13 MHz		_	_	18.3	
				C <sub>L</sub> = 25 pF, 13 MHz	$V_{DD} = 3.3 \text{ V} \pm 10\%,$	_	_	5	
				C <sub>L</sub> = 25 pF, 40 MHz	PAD3V5V = 1	_	_	8.5	
				C <sub>L</sub> = 100 pF, 13 MHz		_	_	11	
I <sub>AVGSEG</sub>	SR	D	Sum of all the static	$V_{DD} = 5.0 \text{ V} \pm 10\%, P_{DD}$	AD3V5V = 0	_	_	70	mA
			I/O current within a supply segment	$V_{DD} = 3.3 \text{ V} \pm 10\%, P_{DD}$			65		

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

Table 18 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

<sup>&</sup>lt;sup>3</sup> Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 18. I/O weight<sup>1</sup>

	100/64 LQFP								
PAD	Weight 5V SRC = 0	Weight 5V SRC = 1	Weight 3.3V SRC = 0	Weight 3.3\ SRC = 1					
PB[3]	9%	9%	10%	10%					
PC[9]	8%	8%	10%	10%					
PC[14]	8%	8%	10%	10%					
PC[15]	8%	11%	9%	10%					
PA[2]	8%	8%	9%	9%					
PE[0]	7%	7%	9%	9%					
PA[1]	7%	7%	8%	8%					
PE[1]	7%	10%	8%	8%					
PE[8]	6%	9%	8%	8%					
PE[9]	6%	6%	7%	7%					
PE[10]	6%	6%	7%	7%					
PA[0]	5%	7%	6%	7%					
PE[11]	5%	5%	6%	6%					
PC[11]	7%	7%	9%	9%					
PC[10]	8%	11%	9%	10%					
PB[0]	8%	11%	9%	10%					
PB[1]	8%	8%	10%	10%					
PC[6]	8%	8%	10%	10%					
PC[7]	8%	8%	10%	10%					
PA[15]	8%	11%	9%	10%					
PA[14]	7%	11%	9%	9%					
PA[4]	7%	7%	8%	8%					
PA[13]	7%	10%	8%	9%					
PA[12]	7%	7%	8%	8%					
PB[9]	1%	1%	1%	1%					
PB[8]	1%	1%	1%	1%					
PB[10]	5%	5%	6%	6%					
PD[0]	1%	1%	1%	1%					
PD[1]	1%	1%	1%	1%					
PD[2]	1%	1%	1%	1%					
PD[3]	1%	1%	1%	1%					
PD[4]	1%	1%	1%	1%					
PD[5]	1%	1%	1%	1%					

#### **Electrical characteristics**

Table 18. I/O weight<sup>1</sup> (continued)

	100/64 LQFP						
PAD	Weight 5V SRC = 0	Weight 5V SRC = 1	Weight 3.3V SRC = 0	Weight 3.31 SRC = 1			
PD[6]	1%	1%	1%	1%			
PD[7]	1%	1%	1%	1%			
PD[8]	1%	1%	1%	1%			
PB[4]	1%	1%	1%	1%			
PB[5]	1%	1%	1%	1%			
PB[6]	1%	1%	1%	1%			
PB[7]	1%	1%	1%	1%			
PD[9]	1%	1%	1%	1%			
PD[10]	1%	1%	1%	1%			
PD[11]	1%	1%	1%	1%			
PB[11]	9%	9%	11%	11%			
PD[12]	8%	8%	10%	10%			
PB[12]	8%	8%	10%	10%			
PD[13]	8%	8%	9%	9%			
PB[13]	8%	8%	9%	9%			
PD[14]	7%	7%	9%	9%			
PB[14]	7%	7%	8%	8%			
PD[15]	7%	7%	8%	8%			
PB[15]	6%	6%	7%	7%			
PA[3]	6%	6%	7%	7%			
PA[7]	4%	4%	5%	5%			
PA[8]	4%	4%	5%	5%			
PA[9]	4%	4%	5%	5%			
PA[10]	5%	5%	6%	6%			
PA[11]	5%	5%	6%	6%			
PE[12]	5%	5%	6%	6%			
PC[3]	5%	5%	6%	6%			
PC[2]	5%	7%	6%	6%			
PA[5]	5%	6%	5%	6%			
PA[6]	4%	4%	5%	5%			
PC[1]	5%	17%	4%	12%			
PC[0]	6%	9%	7%	8%			
PE[2]	7%	10%	8%	9%			

Table 18. I/O weight<sup>1</sup> (continued)

	100/64 LQFP							
PAD	Weight 5V SRC = 0	Weight 5V SRC = 1	Weight 3.3V SRC = 0	Weight 3.3V SRC = 1				
PE[3]	7%	10%	9%	9%				
PC[5]	8%	11%	9%	10%				
PC[4]	8%	11%	9%	10%				
PE[4]	8%	12%	10%	10%				
PE[5]	8%	12%	10%	11%				
PE[6]	9%	12%	10%	11%				
PE[7]	9%	12%	10%	11%				
PC[12]	9%	13%	11%	11%				
PC[13]	9%	9%	11%	11%				
PC[8]	9%	9%	11%	11%				
PB[2]	9%	13%	11%	12%				

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

### 4.8 RESET electrical characteristics

The device implements a dedicated bidirectional  $\overline{RESET}$  pin.

Figure 5. Start-up reset requirements




Figure 6. Noise filtering on reset signal




Table 19. Reset electrical characteristics

Symbol		С	Parameter Conditions <sup>1</sup>	Value <sup>2</sup>						
			Parameter	Conditions	Min	Тур	Max	Unit		
V <sub>IH</sub>	SR	Р	Input High Level CMOS (Schmitt Trigger)	_	0.65V <sub>DD</sub>	_	V <sub>DD</sub> + 0.4	V		
V <sub>IL</sub>	SR	Р	Input low Level CMOS (Schmitt Trigger)	_	-0.4	_	0.35V <sub>DD</sub>	V		
V <sub>HYS</sub>	CC	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V <sub>DD</sub>	_	_	V		
V <sub>OL</sub>	CC	Р	Output low level	Push Pull, $I_{OL}$ = 2 mA, $V_{DD}$ = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_	_	0.1V <sub>DD</sub>	V		
				Push Pull, $I_{OL} = 1 \text{ mA}$ , $V_{DD} = 5.0 \text{ V} \pm 10\%$ , PAD3V5V = 1 <sup>3</sup>	_	_	0.1V <sub>DD</sub>			
				Push Pull, $I_{OL} = 1$ mA, $V_{DD} = 3.3$ V $\pm$ 10%, PAD3V5V $= 1$ (recommended)	_	_	0.5			
T <sub>tr</sub>	CC	D	Output transition time output pin <sup>4</sup>	$C_L = 25 \text{ pF},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	10	ns		
			MEDIUM configuration	$C_L = 50 \text{ pF},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	20			
						$C_L = 100 \text{ pF},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	40	
				$C_L = 25 \text{ pF},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	12			
				$C_L = 50 \text{ pF},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	25			
				$C_L = 100 \text{ pF},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	40			
W <sub>FRST</sub>	SR	Р	RESET input filtered pulse	_	_	_	40	ns		
W <sub>NFRST</sub>	SR	Р	RESET input not filtered pulse	_	1000	_	_	ns		
II <sub>WPU</sub> I	СС	Р	Weak pull-up current	$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	10	_	150	μΑ		
			absolute value	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	10	_	150			
				$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^5$	10	_	250			

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of the device reference manual).

 $<sup>^4~</sup>$   $\rm C_L$  includes device and package capacitance (C\_{PKG} < 5 pF).

<sup>&</sup>lt;sup>5</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

### 4.9 Power management electrical characteristics

### 4.9.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage ballast supply  $V_{DD\_BV}$ . The regulator itself is supplied by the common I/O supply  $V_{DD}$ . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through V<sub>DD</sub> power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through V<sub>DD\_BV</sub> power pin. Voltage values should be aligned with V<sub>DD</sub>.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA: Low voltage supply for Code Flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_DFLA: Low voltage supply for Data Flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL: Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.




Figure 7. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three  $V_{DD\_LV}/V_{SS\_LV}$  supply pairs to ensure stable voltage (see Section 4.5, "Recommended operating conditions).

Table 20. Voltage regulator electrical characteristics

Symbol		С	Parameter	Conditions <sup>1</sup>		Value <sup>2</sup>		Unit
Symbol			raiametei	Conditions	Min	Тур	Max	Onne
C <sub>REGn</sub>	SR	_	Internal voltage regulator external capacitance	_	200	_	500	nF
R <sub>REG</sub>	SR		Stability capacitor equivalent serial resistance	_	_	_	0.2	Ω
C <sub>DEC1</sub>	SR		Decoupling capacitance <sup>3</sup> ballast	$V_{DD\_BV}/V_{SS\_LV}$ pair: $V_{DD\_BV} = 4.5 \text{ V to}$ 5.5  V	100 <sup>4</sup>	470 <sup>5</sup>	_	nF
				$V_{DD_BV}/V_{SS_LV}$ pair: $V_{DD_BV} = 3 \text{ V to } 3.6 \text{ V}$	400		_	
C <sub>DEC2</sub>	SR		Decoupling capacitance regulator supply	V <sub>DD</sub> /V <sub>SS</sub> pair	10	100	_	nF
V <sub>MREG</sub>	СС	Т	Main regulator output voltage	Before exiting from reset	_	1.32	_	V
		Р		After trimming	TBD	1.28	TBD	
I <sub>MREG</sub>	SR		Main regulator current provided to $V_{DD\_LV}$ domain	_	_	_	150	mA
I <sub>MREGINT</sub>	СС	D	Main regulator module current	I <sub>MREG</sub> = 200 mA	_	_	2	mA
			consumption	I <sub>MREG</sub> = 0 mA	_	_	1	
V <sub>LPREG</sub>	СС	Р	Low power regulator output voltage	After trimming	TBD	1.23	TBD	V
I <sub>LPREG</sub>	SR		Low power regulator current provided to V <sub>DD_LV</sub> domain	_	_	_	15	mA
I <sub>LPREGINT</sub>	CC	D	Low power regulator module current consumption	I <sub>LPREG</sub> = 15 mA; T <sub>A</sub> = 55 °C	_	_	600	μA
				I <sub>LPREG</sub> = 0 mA; T <sub>A</sub> = 55 °C	_	5	_	
V <sub>ULPREG</sub>	CC	Р	Ultra low power regulator output voltage	After trimming	TBD	1.23	TBD	٧
I <sub>ULPREG</sub>	SR	_	Ultra low power regulator current provided to V <sub>DD_LV</sub> domain	_	_	_	5	mA
I <sub>ULPREGINT</sub>	CC	D	Ultra low power regulator module current consumption	I <sub>ULPREG</sub> = 5 mA; T <sub>A</sub> = 55 °C	_	_	100	μA
				I <sub>ULPREG</sub> = 0 mA; T <sub>A</sub> = 55 °C	_	2	_	
I <sub>DD_BV</sub>	CC	D	In-rush current on V <sub>DD_BV</sub> during power-up	_	_	_	400 <sup>6</sup>	mA

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

#### **Electrical characteristics**

- This capacitance value is driven by the constraints of the external voltage regulator supplying the V<sub>DD\_BV</sub> voltage. A typical value is in the range of 470 nF.
- <sup>4</sup> This value is acceptable to guarantee operation from 4.5 V to 5.5 V.
- External regulator and capacitance circuitry must be capable of providing I<sub>DD\_BV</sub> while maintaining supply V<sub>DD\_BV</sub> in operating range.
- <sup>6</sup> In-rush current is seen only for short time during power-up and on standby exit (max 20 μs, depending on external capacitances to be load).

### 4.9.2 Voltage monitor electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as four low voltage detectors (LVDs) to monitor the  $V_{DD}$  and the  $V_{DD\_LV}$  voltage while device is supplied:

- POR monitors V<sub>DD</sub> during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V<sub>DD</sub> to ensure device reset below minimum functional supply
- LVDHV5 monitors  $V_{DD}$  when application uses device in the 5.0 V  $\pm$  10% range
- LVDLVCOR monitors power domain No. 1
- LVDLVBKP monitors power domain No. 0

### NOTE

When enabled, power domain No. 2 is monitored through LVD\_DIGBKP.




Figure 8. Low voltage monitor vs. reset

Table 21. Low voltage monitor electrical characteristics

Symbol		С	Parameter	Conditions <sup>1</sup>		Value <sup>2</sup>		Unit
Cymbol			i didiliotoi	Contantions	Min	Тур	Max	
V <sub>PORUP</sub>	SR	Ρ	Supply for functional POR module	_	1.0	_	5.5	٧
V <sub>PORH</sub>	СС	Р	Power-on reset threshold	T <sub>A</sub> = 25 °C, after trimming	1.5	_	2.6	
		Т		_	1.5	_	2.6	
V <sub>LVDHV3H</sub>	СС	Т	LVDHV3 low voltage detector high threshold	_	_	_	2.9	
V <sub>LVDHV3L</sub>	СС	Р	LVDHV3 low voltage detector low threshold	_	2.6	_	TBD	
V <sub>LVDHV5H</sub> <sup>3</sup>	СС	Т	LVDHV5 low voltage detector high threshold	_	_	_	4.4	
V <sub>LVDHV5L</sub>	СС	Р	LVDHV5 low voltage detector low threshold	_	3.8		TBD	
V <sub>LVDLVCORL</sub>	СС	Р	LVDLVCOR low voltage detector low threshold	_	1.08			
$V_{LVDLVBKPL}$	CC	P	LVDLVBKP low voltage detector low threshold	_	1.08	_	1.11	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

# 4.10 Low voltage domain power consumption

Table 22 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Table 22. Low voltage power domain electrical characteristics

Symbol		С	Parameter	Conditions <sup>1</sup>			Value		Unit
Symbol		U	raiametei	Conditions		Min	Тур	Max	Oint
I <sub>DDMAX</sub> <sup>2</sup>	СС	D	RUN mode maximum average current	_		_	100	TBD <sup>3</sup>	mA
I <sub>DDRUN</sub> <sup>4</sup>	СС	Т	RUN mode typical average	f <sub>CPU</sub> = 8 MHz		_	TBD	_	mA
		Т	current <sup>5</sup>	f <sub>CPU</sub> = 16 MHz	2		TBD	_	
		Т		f <sub>CPU</sub> = 32 MHz	2		TBD	_	
		Р		f <sub>CPU</sub> = 48 MHz	2	_	TBD	_	
I <sub>DDHALT</sub>	СС	С	HALT mode current <sup>6</sup>		T <sub>A</sub> = 25 °C		TBD	TBD	mA
		Р		(128 kHz) running	T <sub>A</sub> = 125 °C	_	TBD	TBD	
I <sub>DDSTOP</sub>	СС	Р	STOP mode current <sup>7</sup>	Slow internal RC oscillator	T <sub>A</sub> = 25 °C	_	150	TBD <sup>8</sup>	μΑ
		D		(128 kHz) running	T <sub>A</sub> = 55 °C	_	TBD	_	
		D			T <sub>A</sub> = 85 °C	_	TBD	_	mA
		D			T <sub>A</sub> = 105 °C	_	TBD	_	
		Р			T <sub>A</sub> = 125 °C	_	TBD	TBD <sup>8</sup>	

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

<sup>&</sup>lt;sup>3</sup> Data based on characterization results, not tested in production

Table 22. Low voltage power domain electrical characteristics (continued)

Symbol	Symbol		Parameter	Conditions <sup>1</sup>			Value		Unit
Symbol		С	i arameter	Conditions		Min	Тур	Max	Oiiit
I <sub>DDSTDBY</sub>	CC	Р	STANDBY mode current <sup>9</sup>	Slow internal RC oscillator	T <sub>A</sub> = 25 °C	_	25	TBD	μΑ
		D		(128 kHz) running	T <sub>A</sub> = 55 °C	_	TBD	_	
		D			T <sub>A</sub> = 85 °C	_		_	
		D			T <sub>A</sub> = 105 °C	_		_	
		Р			T <sub>A</sub> = 125 °C	_		TBD	

 $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_A$  = -40 to 125 °C, unless otherwise specified

- <sup>3</sup> Higher current may be sinked by device during power-up and standby exit. Please refer to in rush current on Table 20.
- <sup>4</sup> RUN current measured with typical application with accesses on both Flash and SRAM.
- Only for the "P" classification: Code fetched from SRAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.
- Data Flash Power Down. Code Flash in Low Power. RC-OSC 128 kHz & RC-OSC 16 MHz on. 10 MHz XTAL clock. FlexCAN: 0 ON (clocked but no reception or transmission). LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON.PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
- Only for the "P" classification: No clock, RC-OSC 16 MHz off, RC-OSC 128 kHz on, PLL off, HPVreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- <sup>8</sup> When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- Only for the "P" classification: ULPVreg on, HP/LPVreg off, 16 KB SRAM on, device configured for minimum consumption, all possible modules switched off.

# 4.11 Flash memory electrical characteristics

The Data Flash operation depends strongly on the Code Flash operation. If Code Flash is switched-off, the Data Flash is disabled.

# 4.11.1 Program/Erase characteristics

Table 23 shows the program and erase characteristics.

Running consumption is given on voltage regulator supply (V<sub>DDREG</sub>). It does not include consumption linked to I/Os toggling. This value is **highly** dependent on the application. The given value is thought to be a **worst case value** with all peripherals running, and code fetched from Code Flash while modify operation on-going on Data Flash. Note that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from SRAM most used functions, use low power mode when possible.

Table 23. Program and erase specifications (Code Flash)

					Val	lue		
Symbol		С	Parameter	Min	Typ <sup>1</sup>	Initial max <sup>2</sup>	Max <sup>3</sup>	Unit
T <sub>dwprogram</sub>	СС	С	Double word (64 bits) program time <sup>4</sup>	_	22	50	500	μs
T <sub>16KpperaseC</sub>			16 KB block preprogram and erase time	_	300	500	5000	ms
T <sub>32KpperaseC</sub>			32 KB block preprogram and erase time	_	400	600	5000	ms
T <sub>128KpperaseC</sub>			128 KB block preprogram and erase time	_	800	1300	7500	ms
T <sub>esus</sub>			Erase suspend latency	TBD	TBD	TBD	TBD	μs

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

Table 24. Program and erase specifications (Data Flash)

					Va	lue		
Symbol		С	Parameter	Min	Typ <sup>1</sup>	Initial max <sup>2</sup>	Max <sup>3</sup>	Unit
T <sub>swprogram</sub>	CC	С	Single word (32 bits) program time <sup>4</sup>	_	30	70	300	μs
T <sub>16Kpperase</sub>			16 KB block preprogram and erase time	_	700	800	1500	ms
T <sub>Bank_D</sub>			64 KB block preprogram and erase time	_	1900	2300	4800	ms

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

<sup>&</sup>lt;sup>2</sup> Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

<sup>&</sup>lt;sup>3</sup> The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

<sup>&</sup>lt;sup>4</sup> Actual hardware programming times. This does not include software overhead.

<sup>&</sup>lt;sup>2</sup> Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

<sup>&</sup>lt;sup>3</sup> The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

<sup>&</sup>lt;sup>4</sup> Actual hardware programming times. This does not include software overhead.

Table 25. Flash module life

Symbo	ı	С	Parameter	Conditions		Value		Unit
Symbo	''	C	raiailletei	Conditions	Min	Тур	Max	Oille
P/E	CC	С	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T <sub>J</sub> )	_	100	_	_	kcycles
P/E	СС	С	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T <sub>J</sub> )	_	10	100 <sup>1</sup>	_	kcycles
P/E	СС	С	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T <sub>J</sub> )	_	1	100 <sup>(1)</sup>	_	kcycles
Retention	СС	С	Minimum data retention at 85 °C average ambient temperature <sup>2</sup>	Blocks with 0–1,000 P/E cycles	20	_	_	years
				Blocks with 1,001–10,000 P/E cycles	10	_	_	years
				Blocks with 10,001–100,000 P/E cycles	5	_		years

<sup>&</sup>lt;sup>1</sup> To be confirmed

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 26. Flash read access timing

Symb	ool	С	Parameter	Conditions <sup>1</sup>	Max	Unit
f <sub>READ</sub>	СС	Р	Maximum frequency for Flash reading	2 wait states	48	MHz
		С		1 wait state	40	
		С		0 wait states	20	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

# 4.11.2 Flash power supply DC characteristics

Table 27 shows the power supply DC characteristics on external supply.

### NOTE

Power supply for Data Flash is actually provided by Code Flash, this means that Data Flash cannot work if Code Flash is not powered.

<sup>&</sup>lt;sup>2</sup> Ambient temperature averaged over application duration. It is recommended not to exceed the product operating temperature range.

Table 27. Flash power supply DC electrical characteristics

Symbo	al.	С	Parameter	Conditions <sup>1</sup>		'	/alue	2	Unit
Symbo	<b>J</b> 1	J	i didiletei	Conditions		Min	Тур	Max	
I <sub>CFREAD</sub>	CC		Sum of the current consumption on		Code Flash	_	_	33	mA
I <sub>DFREAD</sub>			V <sub>DDHV</sub> and V <sub>DDBV</sub> on read access	I <sub>CPU</sub> = 48 MHz	Data Flash	_	_	4	
I <sub>CFMOD</sub>	СС	D	Sum of the current consumption on		Code Flash	_	_	33	mA
I <sub>DFMOD</sub>			V <sub>DDHV</sub> and V <sub>DDBV</sub> on matrix modification (program/erase)	while reading Flash registers, f <sub>CPU</sub> = 48 MHz	Data Flash	_	_	6	
I <sub>FLPW</sub>	СС		Sum of the current consumption on V <sub>DDHV</sub> and V <sub>DDBV</sub> during Flash low-power mode	_	Code Flash	_	_	910	μΑ
I <sub>CFPWD</sub>	СС	D	Sum of the current consumption on	_	Code Flash	_	_	125	μΑ
I <sub>DFPWD</sub>			V <sub>DDHV</sub> and V <sub>DDBV</sub> during Flash power-down mode		Data Flash	_	_	25	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

### 4.11.3 Start-up/Switch-off timings

Table 28. Start-up time/Switch-off time

Symbol		С	Parameter	Conditions <sup>1</sup>		Value		Unit
Cymbol			r drameter	Conditions	Min	Тур	Max	
T <sub>FLARSTEXIT</sub>	CC	Т	Delay for Flash module to exit reset mode	Code Flash	_	_	125	μs
				Data Flash	_		150	
T <sub>FLALPEXIT</sub>	CC	Т	Delay for Flash module to exit low-power mode <sup>2</sup>	Code Flash	_	_	0.5	
T <sub>FLAPDEXIT</sub>	СС	Т	Delay for Flash module to exit power-down	Code Flash	_	_	30	
			mode	Data Flash			30 <sup>3</sup>	
T <sub>FLALPENTRY</sub>	CC	Т	Delay for Flash module to enter low-power mode	Code Flash	_	_	0.5	
T <sub>FLAPDENTRY</sub>	FLAPDENTRY CC T		Delay for Flash module to enter	Code Flash	_	_	1.5	
			power-down mode	Data Flash	_	_	4 <sup>(3)</sup>	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

# 4.12 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

<sup>&</sup>lt;sup>2</sup> Data Flash does not support low-power mode

<sup>&</sup>lt;sup>3</sup> If Code Flash is already switched-on.

### 4.12.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations The software flowchart must include the management of runaway conditions such as:
  - Corrupted program counter
  - Unexpected reset
  - Critical data corruption (control registers...)
- Prequalification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

### 4.12.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.

Value **Symbol** C **Parameter Conditions** Unit Min Typ Max SR Scan range 0.150 1000 MHz SR Operating frequency 48 MHz  $f_{CPU}$  $V_{
m DD\ LV}$ SR LV operating voltages 1.28 ٧ CC T Peak level  $V_{DD} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C},$ No PLL frequency TBD dΒμV  $S_{FMI}$ 100 LQFP package modulation Test conforming to IEC 61967-2. ± 2% PLL frequency TBD3 dBuV

Table 29. EMI radiated emission measurement 1,2

modulation

 $f_{OSC} = 8 \text{ MHz/}f_{CPU} = 48 \text{ MHz}$ 

### 4.12.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

# 4.12.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \* (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

<sup>&</sup>lt;sup>1</sup> EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

<sup>&</sup>lt;sup>3</sup> All values need to be confirmed during device validation

Table 30. ESD absolute maximum ratings 1 2

Symbo	I	С	Ratings	Conditions	Class	Max value	Unit
V <sub>ESD(HBM)</sub>	CC		Electrostatic discharge voltage (Human Body Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-002	H1C	2000	V
V <sub>ESD(MM)</sub>	СС		Electrostatic discharge voltage (Machine Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-003	M2	200	
V <sub>ESD(CDM)</sub>	СС			T <sub>A</sub> = 25 °C	СЗА	500	
			(Charged Device Model)	conforming to AEC-Q100-011		750 (corners)	

All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

### 4.12.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 31. Latch-up results

Syn	nbol	С	Parameter	Conditions	Class
LU	CC	Т		T <sub>A</sub> = 125 °C conforming to JESD 78	II level A

# 4.13 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 9 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

### **Electrical characteristics**

Table 32 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.

EXTAL EXTAL XTAL **DEVICE EXTAL** XTAL **DEVICE** Resonator ф-||ι XTAL **DEVICE** Note: XTAL/EXTAL must not be directly used to drive external circuits.


Figure 9. Crystal oscillator and resonator connection scheme

Table 32. Crystal description

Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance ESR Ω	Crystal motional capacitance (C <sub>m</sub> ) fF	Crystal motional inductance (L <sub>m</sub> ) mH	Load on xtalin/xtalout $C_1 = C_2 \\ (pF)^1$	Shunt capacitance between xtalout and xtalin C0 <sup>2</sup> (pF)
4	NX8045GB	300	2.68	591.0	21	2.93
8	NX5032GA	300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12		120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00

The values specified for C<sub>1</sub> and C<sub>2</sub> are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

Figure 10. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics



<sup>&</sup>lt;sup>2</sup> The value of C<sub>0</sub> specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).

#### **Electrical characteristics**

Table 33. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

Symbol		С	Parameter	Conditions <sup>1</sup>		Value <sup>2</sup>		Unit
Symbol			raidilletei	Conditions	Min	Тур	Max	Oiiii
f <sub>FXOSC</sub>	SR	_	Fast external crystal oscillator frequency	_	4.0	_	16.0	MHz
$\Delta_{\sf FXOSC}$	CC	Т	Fast external crystal oscillator frequency duty cycle	_	30	_	70	%
$\Delta t_{FXJIT}$	СС	Т	Fast external crystal oscillator jitter	_	_	_	TBD	ns
9 <sub>mFXOSC</sub>	oscillator PAD3V5V = 1 transconductance OSCILLATOR_MAR			2.2	_	8.2	mA/V	
	CC P			$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	_	7.4	
	CC	С		$V_{DD}$ = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7	_	9.7	
	CC	С		$V_{DD}$ = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5	_	9.2	
V <sub>FXOSC</sub>	СС	Т	Oscillation amplitude at EXTAL	f <sub>OSC</sub> = 4 MHz, OSCILLATOR_MARGIN = 0	1.3	_	_	V
				f <sub>OSC</sub> = 16 MHz, OSCILLATOR_MARGIN = 1	1.3	_	_	•
V <sub>FXOSCOP</sub>	CC	Р	Oscillation operating point	_	_	0.95		V
I <sub>FXOSC</sub> ,3	СС	Т	Fast external crystal oscillator consumption	_	_	2	3	mA
T <sub>FXOSCSU</sub>	CC	Т	Fast external crystal oscillator start-up time	f <sub>OSC</sub> = 4 MHz, OSCILLATOR_MARGIN = 0	_	_	6	ms
	f <sub>OSC</sub> = 16 MHz, OSCILLATOR_M		f <sub>OSC</sub> = 16 MHz, OSCILLATOR_MARGIN = 1	_	_	1.8		
V <sub>IH</sub>	SR	Р	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V <sub>DD</sub>	_	V <sub>DD</sub> +0.4	V
V <sub>IL</sub>	SR	Р	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4	_	0.35V <sub>DD</sub>	V

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals)

### 4.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

**Table 34. FMPLL electrical characteristics** 

Symbo	nI.	С	Parameter	Conditions <sup>1</sup>		Value <sup>2</sup>		Unit
Symbo	J1	J	i didilictei	Conditions	Min	Тур	Max	
f <sub>PLLIN</sub>	SR	_	FMPLL reference clock <sup>3</sup>	_	4	_	48	MHz
$\Delta_{PLLIN}$	SR	—	FMPLL reference clock duty cycle <sup>(3)</sup>		40	_	60	%
f <sub>PLLOUT</sub>	СС	D	FMPLL output clock frequency	ck frequency —		_	48	MHz
f <sub>VCO</sub> <sup>4</sup>	СС		VCO frequency without frequency modulation	_	256	_	512	MHz
		•	VCO frequency with frequency modulation	_	245.76	_	532.48	
f <sub>CPU</sub>	SR	_	System clock frequency	_	_	_	48	MHz
f <sub>FREE</sub>	СС	Р	Free-running frequency	_	20	_	150	MHz
t <sub>LOCK</sub>	СС	Р	FMPLL lock time	Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)	_	40	100	μs
$\Delta t_{LTJIT}$	СС	_	MPLL long term jitter f <sub>PLLIN</sub> = 16 MHz (resonator), f <sub>PLLCLK</sub> at 48 MHz, 4,000 cycles		_	_	10	ns
I <sub>PLL</sub>	СС	С	FMPLL consumption	T <sub>A</sub> = 25 °C	_	_	4	mA

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

# 4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator. This is used as the default clock at the power-up of the device.

Table 35. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol	Symbol		Parameter	Conditions <sup>1</sup>	Value <sup>2</sup>			Unit
Cymbol		•	i didilicici	Conditions	Min	Тур	Max	
f <sub>FIRC</sub>	СС		Fast internal RC oscillator high	T <sub>A</sub> = 25 °C, trimmed	_	16	_	MHz
	SR	_	frequency	_	12		20	
I <sub>FIRCRUN</sub> <sup>3,</sup>	СС	Т	Fast internal RC oscillator high frequency current in running mode	T <sub>A</sub> = 25 °C, trimmed	_	_	200	μА
I <sub>FIRCPWD</sub>	CC		Fast internal RC oscillator high frequency current in power down mode	T <sub>A</sub> = 25 °C	_	_	10	μА

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

<sup>&</sup>lt;sup>3</sup> PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f<sub>PLLIN</sub> and Δ<sub>PLLIN</sub>.

<sup>&</sup>lt;sup>4</sup> Frequency modulation is considered ±4%.

Table 35. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

Symbol		С	Parameter	Co	onditions <sup>1</sup>		Value <sup>2</sup>		Unit
Symbol			i didilietei		manions	Min	Тур	Max	
I <sub>FIRCSTOP</sub>	CC	Т	Fast internal RC oscillator high	T <sub>A</sub> = 25 °C	sysclk = off	_	500	_	μΑ
			frequency and system clock current in stop mode		sysclk = 2 MHz	_	600		
			·		sysclk = 4 MHz	_	700	_	
					sysclk = 8 MHz	_	900	_	
					sysclk = 16 MHz	_	1250		
T <sub>FIRCSU</sub>	СС	С	Fast internal RC oscillator	T <sub>A</sub> = 55 °C	$V_{DD} = 5.0 \text{ V} \pm 10\%$	_	1.1	2.0	μs
		start-up time			$V_{DD} = 3.3 \text{ V} \pm 10\%$	_	1.2	TBD	
		—		T <sub>A</sub> = 125 °C	$V_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	2.0	
		—			$V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	TBD	
$\Delta_{FIRCPRE}$	CC	С	Fast internal RC oscillator precision after software trimming of f <sub>FIRC</sub>	T <sub>A</sub> = 25 °C		-1	_	1	%
$\Delta_{FIRCTRIM}$	CC	С	Fast internal RC oscillator trimming step	T <sub>A</sub> = 25 °C		_	1.6		%
ΔFIRCVAR	CC	С	Fast internal RC oscillator variation in temperature and supply with respect to $f_{FIRC}$ at $T_A = 55$ °C in high-frequency configuration		_	-5	_	5	%

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

# 4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator. This can be used as the reference clock for the RTC module.

Table 36. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol	Symbol		Parameter	Conditions <sup>1</sup>		Unit		
Symbol				Conditions	Min	Тур	Max	
f <sub>SIRC</sub>	CC		Slow internal RC oscillator low	T <sub>A</sub> = 25 °C, trimmed	_	128	_	kHz
	SR	_	frequency	_	100	_	150	
I <sub>SIRC</sub> 3,	СС	_	Slow internal RC oscillator low frequency current	T <sub>A</sub> = 25 °C, trimmed	_	—	5	μΑ
T <sub>SIRCSU</sub>	CC		Slow internal RC oscillator start-up time	$T_A = 25  ^{\circ}\text{C},  V_{DD} = 5.0  \text{V} \pm 10\%$	1	8	12	μs

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

Table 36. Slow internal RC oscillator (128 kHz) electrical characteristics (continued)

Symbol		_	Parameter	Conditions <sup>1</sup>	Value <sup>2</sup>			Unit
Symbol	Symbol C		i diametei	Conditions	Min	Тур	Max	
$\Delta_{SIRCPRE}$	СС		Slow internal RC oscillator precision after software trimming of f <sub>SIRC</sub>	T <sub>A</sub> = 25 °C	-2	_	2	%
$\Delta$ SIRCTRIM	СС	_	Slow internal RC oscillator trimming step	_	_	2.7	_	
$\Delta_{\sf SIRCVAR}$	СС		Slow internal RC oscillator variation in temperature and supply with respect to $f_{SIRC}$ at $T_A = 55$ °C in high frequency configuration	High frequency configuration	-10	_	10	%

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_{A}$  = -40 to 125 °C, unless otherwise specified.

<sup>&</sup>lt;sup>2</sup> All values need to be confirmed during device validation.

This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

### 4.17 ADC electrical characteristics

### 4.17.1 Introduction

The device provides a 12-bit Successive Approximation Register (SAR) analog-to-digital converter.




Figure 11. ADC characteristic and error definitions

# 4.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as

possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance:  $C_S$  being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with  $C_S$  equal to 3 pF, a resistance of 330 k $\Omega$  is obtained ( $R_{EQ} = 1 / (f_c * C_S)$ ), where  $f_c$  represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S$ ) and the sum of  $R_S + R_F + R_L + R_{SW} + R_{AD}$ , the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$V_A \bullet \frac{R_S + R_F + R_L + R_{SW} + R_{AD}}{R_{EQ}} < \frac{1}{2}LSB$$

#### **Electrical characteristics**

Equation 4 generates a constraint for external network design, in particular on a resistive path. Internal switch resistances ( $R_{SW}$  and  $R_{AD}$ ) can be neglected with respect to external resistances.

Figure 12. Input equivalent circuit (precise channels)





Figure 13. Input equivalent circuit (extended channels)



A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C<sub>F</sub>, C<sub>P1</sub> and C<sub>P2</sub> are initially charged at the source voltage V<sub>A</sub> (refer to the equivalent circuit in Figure 13): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).




Figure 14. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

A first and quick charge transfer from the internal capacitance C<sub>P1</sub> and C<sub>P2</sub> to the sampling capacitance C<sub>S</sub> occurs (C<sub>S</sub> is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$
 Eqn. 5

Equation 5 can again be simplified considering only C<sub>S</sub> as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time T<sub>S</sub> is always much longer than the internal time constant:

Eqn. 6
$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$

The charge of  $C_{P1}$  and  $C_{P2}$  is redistributed also on  $C_S$ , determining a new value of the voltage  $V_{A1}$  on the capacitance according to Equation 7:

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$
Eqn. 7

A second charge transfer involves also  $C_F$  (that is typically bigger than the on-chip capacitance) through the resistance  $R_L$ : again considering the worst case in which  $C_{P2}$  and  $C_S$  were in parallel to  $C_{P1}$  (since the time constant in reality would be faster), the time constant is:

Eqn. 8

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time  $T_S$ , a constraints on  $R_L$  sizing is obtained:

Egn. 9

$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < T_S$$


Of course,  $R_L$  shall be sized also according to the current limitation constraints, in combination with  $R_S$  (source impedance) and  $R_F$  (filter resistance). Being  $C_F$  definitively bigger than  $C_{P1}$ ,  $C_{P2}$  and  $C_S$ , then the final voltage  $V_{A2}$  (at the end of the charge transfer transient) will be much higher than  $V_{A1}$ . Equation 10 must be respected (charge balance assuming now  $C_S$  already charged at  $V_{A1}$ ):

Eqn. 10

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the  $R_FC_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_FC_F$  of the filter is very high with respect to the sampling time  $(T_S)$ . The filter is typically designed to act as anti-aliasing.

Figure 15. Spectral representation of input signal



Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period  $(T_C)$ . Again the conversion period  $T_C$  is longer than the sampling time  $T_S$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_F C_F$  is definitively much higher than the sampling time  $T_S$ , so the charge level on  $T_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on  $C_S$ :

Eqn. 11

$$\frac{v_A}{v_{A2}} = \frac{c_{P1} + c_{P2} + c_F}{c_{P1} + c_{P2} + c_F + c_S}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

Eqn. 12

$$C_F > 2048 \cdot C_S$$

### 4.17.3 ADC electrical characteristics

Table 37. ADC input leakage current

Sym	Symbol C Pa		Parameter		Conditions		Unit		
Syli	ibui	C	raiailletei	Condition:			Тур	Max	0
I <sub>LKG</sub>	СС	С	Input leakage current	T <sub>A</sub> = -40 °C	No current injection on adjacent pin	_	1	_	nA
		С		T <sub>A</sub> = 25 °C		_	1	_	
		С		T <sub>A</sub> = 105 °C		_	8	200	
		Ρ		T <sub>A</sub> = 125 °C		_	45	400	

Table 38. ADC conversion characteristics

Symbo	ı	С	Parameter	Conditions <sup>1</sup>		Value		Unit
Symbo	'	C	Farameter	Conditions	Min	Тур	Max	Oiiit
V <sub>SS_ADC</sub>	SR	_	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> ) <sup>2</sup>	_	-0.1	_	0.1	٧
V <sub>DD_ADC</sub>	SR		Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	_	V <sub>DD</sub> – 0.1	_	V <sub>DD</sub> + 0.1	V
V <sub>AINx</sub>	SR	_	Analog input voltage <sup>3</sup>	_	V <sub>SS_ADC</sub> - 0.1	_	V <sub>DD_ADC</sub> + 0.1	٧
f <sub>ADC</sub>	SR	_	ADC analog frequency	V <sub>DD</sub> = 5.0 V	3.33	_	32 + 4%	MHz
				V <sub>DD</sub> = 3.3 V	3.33	_	20 + 4%	
$\Delta_{ADC\_SYS}$	SR	_	ADC clock duty cycle (ipg_clk)	ADCLKSEL = 1 <sup>4</sup>	45	_	55	%
t <sub>ADC_PU</sub>	SR	_	ADC power up delay	_	_	_	1.5	μs

### **Electrical characteristics**

Table 38. ADC conversion characteristics (continued)

Comple	. 1	•	Donostan	Conditions <sup>1</sup>		Value		11-1
Symbo	OI	С	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>ADC_S</sub>	CC	Т	Sample time <sup>5</sup> V <sub>DD</sub> = 3.3 V	f <sub>ADC</sub> = 20 MHz, INPSAMP = 12	600	1-1	_	ns
		Т	Sample time <sup>5</sup> V <sub>DD</sub> = 5.0 V	f <sub>ADC</sub> = 32 MHz, INPSAMP = 17	500		_	
		Т	Sample time <sup>5</sup> V <sub>DD</sub> = 3.3 V	f <sub>ADC</sub> = 3.33 MHz, INPSAMP = 255	_		76.2	μs
		Т	Sample time <sup>5</sup> V <sub>DD</sub> = 5.0 V	f <sub>ADC</sub> = 3.33 MHz, INPSAMP = 255	_		76.2	
t <sub>ADC_C</sub>	СС	Р	Conversion time <sup>6</sup> V <sub>DD</sub> = 3.3 V	f <sub>ADC</sub> = 20 MHz, INPCMP = 0	2.4		_	μs
		Р	Conversion time <sup>6</sup> V <sub>DD</sub> = 5.0 V	f <sub>ADC</sub> = 13.33 MHz, INPCMP = 0	1.5		_	μs
		Р	Conversion time <sup>6</sup> V <sub>DD</sub> = 3.3 V	f <sub>ADC</sub> = 13.33 MHz, INPCMP = 0	_		3.6	μs
		Р	Conversion time <sup>6</sup> V <sub>DD</sub> = 5.0 V	f <sub>ADC</sub> = 32 MHz, INPCMP = 0	_		3.6	μs
C <sub>S</sub>	СС	D	ADC input sampling capacitance	_		5		pF
C <sub>P1</sub>	CC	D	ADC input pin capacitance 1	_		3		pF
C <sub>P2</sub>	СС	D	ADC input pin capacitance 2	_		1		pF
C <sub>P3</sub>	СС	D	ADC input pin capacitance 3	_		1.5		pF
R <sub>SW1</sub>	СС	D	Internal resistance of analog source	_	_		1	kΩ
R <sub>SW2</sub>	СС	D	Internal resistance of analog source	_	_	_	2	kΩ
R <sub>AD</sub>	СС	D	Internal resistance of analog source	_	_	_	0.3	kΩ
I <sub>INJ</sub>	SR	_	Input current Injection	Current $V_{DD} = $ injection on $3.3 \text{ V} \pm 10\%$	-5	_	5	mA
				one ADC input, different from the converted one $ V_{DD} = 5.0 \text{ V} \pm 10\% $	-5	_	5	
INLP	СС	Т	Absolute Integral non-linearity-precise channels	No overload	_	1	3	LSB
INLX	СС	T	Absolute Integral non-linearity-extended channels	No overload	_	1.5	5	LSB

Table 38. ADC conversion characteristics (continued)

Cumbe		С	Parameter	Conditions <sup>1</sup>		Value		Unit
Symbo	וכ	C	Parameter	Conditions	Min	Тур	Max	Onit
DNL	CC	T	Absolute Differential non-linearity	No overload	_	0.5	1	LSB
OFS	СС	Т	Absolute Offset error	_	_	2	_	LSB
GNE	СС	Т	Absolute Gain error	_	_	2	_	LSB
TUEP <sup>7</sup>	СС	Р	Total unadjusted error	Without current injection	-6		6	LSB
		Т	for precise channels, input only pins	With current injection	-8		8	
TUEX <sup>7</sup>	CC	Ţ	Total unadjusted error	Without current injection	-10		10	LSB
		Т	for extended channel	With current injection	-12		12	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

<sup>&</sup>lt;sup>2</sup> Analog and digital V<sub>SS</sub> **must** be common (to be tied together externally).

<sup>&</sup>lt;sup>3</sup> V<sub>AINx</sub> may exceed V<sub>SS\_ADC</sub> and V<sub>DD\_ADC</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.

Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.

During the sample time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{ADC\_S}$ . After the end of the sample time  $t_{ADC\_S}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_{ADC\_S}$  depend on programming.

<sup>&</sup>lt;sup>6</sup> This parameter does not include the sample time t<sub>ADC\_S</sub>, but only the time for determining the digital result and the time to load the result's register with the conversion result.

Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

# 4.18 On-chip peripherals

# 4.18.1 Current consumption

Table 39. On-chip peripherals current consumption<sup>1</sup>

Symbol		С	Parameter		Conditions	Value <sup>2</sup>	Unit
Cyllibol			i ai ailietei		Conditions	Тур	
I <sub>DD_BV(CAN)</sub>	СС	Т	CAN (FlexCAN) supply	500 Kbps	Total (static + dynamic)	8 * f <sub>periph</sub> + 85	μΑ
			current on V <sub>DD_BV</sub>	125 Kbps	consumption:  • FlexCAN in loop-back mode  • XTAL at 8 MHz used as CAN engine clock source  • Message sending period is 580 µs	8 * f <sub>periph</sub> + 27	
I <sub>DD_BV(eMIOS)</sub>	СС	Т	eMIOS supply current on V <sub>DD_BV</sub>		ımption: nannel OFF escaler enabled	29 * f <sub>periph</sub>	
					nsumption: ot change varying the y (0.003 mA)	3	
I <sub>DD_BV(SCI)</sub>	CC	Т	SCI (LINFlex) supply current on V <sub>DD_BV</sub>	Total (static     LIN mode     Baudrate		5 * f <sub>periph</sub> + 31	
I <sub>DD_BV(SPI)</sub>	CC	T	SPI (DSPI) supply	Ballast station	consumption (only clocked)	1	
			current on V <sub>DD_BV</sub>	(continuous  • Baudrate	sion every 8 µs	16 * f <sub>periph</sub>	
I <sub>DD_BV(ADC)</sub>	СС	Т	ADC supply current on $V_{DD\_BV}$	V <sub>DD</sub> = 5.5 V	Ballast static consumption (no conversion)	41 * f <sub>periph</sub>	μA
				V <sub>DD</sub> = 5.5 V	Ballast dynamic consumption (continuous conversion) <sup>3</sup>	5 * f <sub>periph</sub>	
I <sub>DD_HV_ADC(ADC)</sub>	СС	Т	ADC supply current on V <sub>DD_HV_ADC</sub>	V <sub>DD</sub> = 5.5 V	Analog static consumption (no conversion)	2 * f <sub>periph</sub>	
				V <sub>DD</sub> = 5.5 V	Analog dynamic consumption (continuous conversion)	75 * f <sub>periph</sub> + 32	
I <sub>DD_HV(FLASH)</sub>	CC	Т	CFlash + DFlash supply current on V <sub>DD_HV</sub>	V <sub>DD</sub> = 5.5 V	_	TBD	
I <sub>DD_HV(PLL)</sub>	СС	Т	PLL supply current on V <sub>DD_HV</sub>	V <sub>DD</sub> = 5.5 V	_	30 * f <sub>periph</sub>	

 $<sup>^{1}~</sup>$  Operating conditions: T<sub>A</sub> = 25 °C, f<sub>periph</sub> = 8 MHz to 48 MHz

fperiph is in absolute value.

During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., (41 + 5) \* fperiph

### 4.18.2 DSPI characteristics

Table 40. DSPI characteristics<sup>1</sup>

No.	Symbol		С	Parameter		DSPI0/DSPI1			Unit
NO.						Min	Тур	Max	
1	t <sub>SCK</sub>	SR	D	SCK cycle time	Master mode (MTFE = 0)	125	_	_	ns
			D		Slave mode (MTFE = 0)	125	_	_	
			D		Master mode (MTFE = 1)	83	_	_	
			D		Slave mode (MTFE = 1)	83	_	_	
_	f <sub>DSPI</sub>	SR	D	DSPI digital controller frequency		_	_	f <sub>CPU</sub>	MHz
	Δt <sub>CSC</sub>	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode	Master mode	_	_	130 <sup>2</sup>	ns
	Δt <sub>ASC</sub>	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→1	Master mode	_	_	130 <sup>(2)</sup>	ns
2	t <sub>CSCext</sub> <sup>3</sup>	SR	D	CS to SCK delay	Slave mode	32	_	_	ns
3	t <sub>ASCext</sub> <sup>4</sup>	SR	D	After SCK delay	Slave mode	1/f <sub>DSPI</sub> + 5	_	_	ns
4	t <sub>SDC</sub>	CC	D	SCK duty cycle	Master mode	_	t <sub>SCK</sub> /2	_	ns
		SR	D		Slave mode	t <sub>SCK</sub> /2	_	_	
5	t <sub>A</sub>	SR	D	Slave access time	_	1/f <sub>DSPI</sub> + 70	_	_	ns
6	t <sub>DI</sub>	SR	D	Slave SOUT disable time	_	7	_	_	ns
9	t <sub>SUI</sub>	SR	D	Data setup time for inputs	Master mode	43	_	_	ns
					Slave mode	5	_	_	
10	t <sub>HI</sub>	SR	D	Data hold time for inputs	Master mode	0	_	_	ns
					Slave mode	2 <sup>5</sup>	_	_	
11	t <sub>SUO</sub> 6	СС	D	Data valid after SCK edge	Master mode	_	_	32	ns
					Slave mode	_	_	52	
12	t <sub>HO</sub> <sup>(6)</sup>	СС	D	Data hold time for outputs	Master mode	0	_	_	ns
					Slave mode	8	_	_	

Operating conditions:  $C_{OUT} = 10$  to 50 pF,  $Slew_{IN} = 3.5$  to 15 ns.

<sup>&</sup>lt;sup>2</sup> Maximum is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM pad.

<sup>&</sup>lt;sup>3</sup> The  $t_{CSC}$  delay value is configurable through a register. When configuring  $t_{CSC}$  (using PCSSCK and CSSCK fields in DSPI\_CTARx registers), delay between internal CS and internal SCK must be higher than  $\Delta t_{CSC}$  to ensure positive  $t_{CSCext}$ .


#### **Electrical characteristics**

- <sup>4</sup> The  $t_{ASC}$  delay value is configurable through a register. When configuring  $t_{ASC}$  (using PASC and ASC fields in DSPI\_CTARx registers), delay between internal CS and internal SCK must be higher than  $\Delta t_{ASC}$  to ensure positive  $t_{ASCext}$ .
- <sup>5</sup> This delay value corresponds to SMPL\_PT = 00b which is bit field 9 and 8 of DSPI\_MCR register.
- <sup>6</sup> SCK and SOUT configured as MEDIUM pad

**PCSx** SCK Output (CPOL = 0) SCK Output (CPOL = 1)10 9 Last Data Data SIN First Data First Data SOUT Data Last Data Note: Numbers shown reference Table 40.

Figure 16. DSPI classic SPI timing – master, CPHA = 0










Figure 18. DSPI classic SPI timing – slave, CPHA = 0






**PCSx** 1 SCK Output (CPOL = 0)SCK Output (CPOL = 1)(10) SIN First Data Data Last Data (12)(11)SOUT First Data Last Data Data Note: Numbers shown reference Table 40.

Figure 20. DSPI modified transfer format timing – master, CPHA = 0










Figure 22. DSPI modified transfer format timing – slave, CPHA = 0






### 4.18.3 JTAG characteristics

**Table 41. JTAG characteristics** 

No.	Symbol		С	Parameter	Value			Unit
NO.				rai ailletei	Min	Тур	Max	Oilit
1	t <sub>JCYC</sub>	СС	D	TCK cycle time	83.33	_	_	ns
2	t <sub>TDIS</sub>	СС	D	TDI setup time	15	_	_	ns
3	t <sub>TDIH</sub>	СС	D	TDI hold time	5	_	_	ns
4	t <sub>TMSS</sub>	СС	D	TMS setup time	15	_	_	ns
5	t <sub>TMSH</sub>	СС	D	TMS hold time	5	_	_	ns
6	t <sub>TDOV</sub>	СС	D	TCK low to TDO valid	_	_	49	ns
7	t <sub>TDOI</sub>	СС	D	TCK low to TDO invalid	6	1		ns

Figure 24. Timing diagram – JTAG boundary scan



- 5 Package characteristics
- 5.1 Package mechanical data
- 5.1.1 100 LQFP mechanical outline drawing




Figure 25. 100 LQFP package mechanical drawing (part 1 of 3)




Figure 26. 100 LQFP package mechanical drawing (part 2 of 3)

freescale semiconductor
-------------------------

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS
ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.

# MECHANICAL OUTLINES DICTIONARY

DO NOT SCALE THIS DRAWING

DOCUMENT	NO:	98ASS23308W	
PAGE:		983	
REV:		Н	

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.

 $\sqrt{3}$ .\datums b, c and d to be determined at datum plane H.

 $\stackrel{4}{\sim}$  the top package body size may be smaller than the bottom package size by a maximum of 0.1 mm.

5. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSIONS. THE MAXIMUM ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THE DIMENSIONS ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

6. DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION. PROTRUSIONS SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL BE 0.07 MM.

 $\sqrt{7}$ . Dimensions are determined at the seating plane, datum a.

TITLE:

100 LEAD LQFP 14 X 14, 0.5 PITCH, 1.4 THICK CASE NUMBER: 983-02

STANDARD: NON-JEDEC

PACKAGE CODE: 8264 SHEET: 3

Figure 27. 100 LQFP package mechanical drawing (part 3 of 3)

# 5.1.2 64 LQFP mechanical outline drawing




Figure 28. 64 LQFP package mechanical drawing (Part 1 of 3)




Figure 29. 64 LQFP package mechanical drawing (Part 2 of 3)

freescale <sup>.</sup>
semiconductor
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED
VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED
COPY" IN RED.

#### MECHANICAL OUTLINES **DICTIONARY**

DOCUMENT NO: 98ASS23234W 840F PAGE: REV: Ε

DO NOT SCALE THIS DRAWING

#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.

/4\ DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.



THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN O.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.



/6\ THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION.ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.

/7), EXACT SHAPE OF EACH CORNER IS OPTIONAL.


THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN O. 1 mm AND O. 25 mm FROM THE LEAD TIP.

TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE CASE NUMBER: 840F-02 STANDARD: JEDEC MS-026 BCD PACKAGE CODE: 8426 SHEET: 3

Figure 30. 64 LQFP package mechanical drawing (Part 3 of 3)

# 6 Ordering information

Figure 31. Commercial product code structure



#### How to Reach Us:

**Home Page:** 

www.freescale.com

Web Support:

http://www.freescale.com/support

**USA/Europe or Locations Not Listed:** 

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5602D

Rev. 3.1 02/2011

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <a href="http://www.freescale.com">http://www.freescale.com</a> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org

© Freescale Semiconductor, Inc. 2009, 2010. All rights reserved.

