## DATA SHEET

PCF2119x-2 LCD controllers/drivers

Product specification
28. August 2000

File under Integrated Circuits, IC12

LCD controllers/drivers

| CONTENTS |  | 9 | EXTENDED FUNCTION SET |
| :---: | :---: | :---: | :---: |
|  |  | INSTRUCTIONS AND FEATURES |
| 1 | FEATURES |  | 9.1 | New instructions |
| 1.1 | Note | 9.2 | Icon control |
| 2 | APPLICATIONS | 9.3 | IM |
| 3 | GENERAL DESCRIPTION | 9.4 | IB |
| 4 | ORDERING INFORMATION | 9.5 9.6 | Normal/icon mode operation Screen configuration |
| 5 | BLOCK DIAGRAM | 9.7 | Display configuration |
| 6 | PAD INFORMATION | 9.8 | TC1 and TC2 |
| 6.1 | Pad functions | 9.9 | Set V ${ }_{\text {LCD }}$ |
| 7 | FUNCTIONAL DESCRIPTION | 10 | INTERFACES TO MPU |
| 7.1 | LCD supply voltage generator |  | Parallel interface |
| 7.2 | Programming ranges | 10.2 | $1^{2} \mathrm{C}$-bus interface |
| 7.3 7.4 | LCD bias voltage generator | 11 | LIMITING VALUES |
| 7.5 | External clock | 12 | HANDLING |
| 7.6 | Power-on reset | 13 | DC CHARACTERISTICS |
| 7.7 | Power-down mode | 14 | AC CHARACTERISTICS |
| 7.8 | Registers | 14 | AC CHARACTERISTICS |
| 7.9 | Busy flag | 15 | TIMING CHARACTERISTICS |
| 7.10 | Address Counter (AC) | 16 | APPLICATION INFORMATION |
| 7.11 | Display Data RAM (DDRAM) | 16.1 |  |
| 7.12 | Character Generator ROM (CGROM) | 16.2 | 8 -bit operation, 1 -line display using external |
| 7.13 | Character Generator RAM (CGRAM) |  | 8 -bit operation, 1-line display using external reset |
| 7.14 7.15 | Cursor control circuit | 16.3 | 4 -bit operation, 1-line display using external |
| 7.15 7.16 | Timing generator | 16.3 | reset |
| 7.16 7.17 | LCD row and column drivers | 16.4 | 8 -bit operation, 2 -line display |
|  | Reset function | 16.5 | $1^{2} \mathrm{C}$-bus operation, 1 -line display |
| 8 | INSTRUCTIONS | 17 | BONDING PAD LOCATIONS |
| 8.1 | Clear display | 18 | DEFINITIONS |
| 8.2 8.3 | Return home | 19 | LIFE SUPPORT APPLICATIONS |
| 8.4 | Display control (and partial power-down mode) | 20 | PURCHASE OF PHILIPS ${ }^{2} \mathrm{C}$ C COMPONENTS |
| 8.5 | Cursor or display shift |  |  |
| 8.6 | Function set |  |  |
| 8.7 | Set CGRAM address |  |  |
| 8.8 | Set DDRAM address |  |  |
| 8.9 | Read busy flag and read address |  |  |
| 8.10 | Write data to CGRAM or DDRAM |  |  |
| 8.11 | Read data from CGRAM or DDRAM |  |  |

## LCD controllers/drivers

## 1 FEATURES

- Single-chip LCD controller/driver
- 2-line display of up to 16 characters +160 icons, or 1 -line display of up to 32 characters +160 icons
- $5 \times 7$ character format plus cursor; $5 \times 8$ for kana (Japanese) and user defined symbols
- Icon mode: reduced current consumption while displaying icons only
- Icon blink function
- On-chip:
- Configurable $4(3,2)$ * voltage multiplier generating LCD supply voltage, independent of $V_{D D}$, programmable by instruction (external supply also possible)
- Temperature compensation of on-chip generated $V_{\text {LCD }}$ : -0.16 to $-0.24 \% / \mathrm{K}$ (programmable by instruction)
- Generation of intermediate LCD bias voltages
- Oscillator requires no external components (external clock also possible).
- Display Data RAM: 80 characters
- Character Generator ROM: 240, $5 \times 8$ characters
- Character Generator RAM: $16,5 \times 8$ characters; 4 characters used to drive 160 icons, 8 characters used if icon blink feature is used in application
- 4 or 8 -bit parallel bus and 2 -wire $\mathrm{I}^{2} \mathrm{C}$-bus interface
- CMOS compatible
- 18 row and 80 column outputs
- Multiplex rates $1: 18$ (for normal operation), $1: 9$ (for single line operation) and 1:2 (for icon only mode)
- Uses common 11 code instruction set (extended)
- Logic supply voltage range, $\mathrm{V}_{\mathrm{DD} 1}-\mathrm{V}_{\mathrm{SS}}=1.5$ to 5.5 V (chip may be driven with two battery cells)
- HV gen supply voltage range, $\mathrm{V}_{\mathrm{DD} 2,3}-\mathrm{V}_{\mathrm{SS}}=2.2$ to 4.0 V
- Display supply voltage range, $\mathrm{V}_{\mathrm{LCD}}-\mathrm{V}_{\mathrm{SS}}=2.2$ to 6.5 V
- Direct mode to save current consumption for icon mode and Mux 1 : 9 (depending on $\mathrm{V}_{\mathrm{DD} 2}$ value and LCD liquid properties)
- Very low current consumption ( 20 to $200 \mu \mathrm{~A}$ ):
- Icon mode: <25 $\mu \mathrm{A}$
- Power-down mode: <2 $\mu \mathrm{A}$.


### 1.1 Note

Icon mode is used to save current. When only icons are displayed, a much lower operating voltage $\mathrm{V}_{\mathrm{LCD}}$ can be used and the switching frequency of the LCD outputs is reduced. In most applications it is possible to use $\mathrm{V}_{\mathrm{DD}}$ as $V_{\text {LCD }}$.

## 2 APPLICATIONS

- Telecom equipment
- Portable instruments
- Point-of-sale terminals.


## 3 GENERAL DESCRIPTION

The PCF2119x is a low power CMOS LCD controller and driver, designed to drive a dot matrix LCD display of 2-line by 16 or 1 -line by 32 characters with $5 \times 8$ dot format. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD bias voltages, resulting in a minimum of external components and lower system current consumption. The PCF2119x interfaces to most microcontrollers via a 4 or 8-bit bus or via the 2 -wire $\mathrm{I}^{2} \mathrm{C}$-bus. The chip contains a character generator and displays alphanumeric and kana (Japanese) characters. The letter ' $x$ ' in PCF2119x characterizes the built-in character set. Various character sets can be manufactured on request.

4 ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :---: | :---: | :--- | :---: |
|  | NAME | DESCRIPTION | VERSION |
| PC2119RU/2 | - | chip with bumps in tray | - |
| PC2119SU/2 | - | chip with bumps in tray | - |
| PC2119VU/2 | - | chip with bumps in tray | - |



Fig. 1 Block diagram.

## LCD controllers/drivers

## 6 PAD INFORMATION

The identification of each pad and its location is given in Chapter 18.

### 6.1 Pad functions

Table 1 Pad function description

| SYMBOL | DESCRIPTION |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD} 1}$ | Logic supply voltage |
| $\mathrm{V}_{\text {DD2,3 }}$ | High voltage generator supply voltages (always put $\mathrm{V}_{\mathrm{DD2}}=\mathrm{V}_{\mathrm{DD} 3}$ ). |
| $\mathrm{V}_{\text {SS1 }}$ | This is the ground pad for all except the high voltage generator. |
| $\mathrm{V}_{\text {SS2 }}$ | This is the ground pad for the high voltage generator. |
| $\mathrm{V}_{\text {LCD1 }}$ | This input is used for the generation of the LCD bias levels. |
| $\mathrm{V}_{\text {LCD2 }}$ | This is the $\mathrm{V}_{\text {LCD }}$ output pad if $\mathrm{V}_{\mathrm{LCD}}$ is generated internally. This pad must be connected to $\mathrm{V}_{\mathrm{LCD}}$. |
| VLCDSENSE | This input ( $\mathrm{V}_{\mathrm{LCD}}$ ) is used for the voltage multiplier's regulation circuitry. This pad must be connected to VLCD2. |
| E | The data bus clock input is set HIGH to signal the start of a read or write operation; data is clocked in or out of the chip on the negative edge of the clock; note 1. |
| T1 | These are three test pads. T1 and T2 must be connected to $\mathrm{V}_{\mathrm{SS} 1}$; T 3 is left open-circuit and is not user |
| T2 |  |
| T3 |  |
| R1 to R18; R17DUP | LCD row driver outputs R1 to R18; these pads output the row select waveforms to the display; R17 and R18 drive the icons. R17 has two pads R17 and R17DUP. |
| C1 to C80 | LCD column driver outputs C1 to C80. |
| SCL | $1^{2} \mathrm{C}$-bus serial clock input; note 1. |
| POR | External power-on reset input. |
| PD | PD selects the chip power-down mode; for normal operation PD $=0$. |
| SDA | $\mathrm{I}^{2} \mathrm{C}$-bus serial data input/output; note 1. |
| R/W | This is the read/write input. $R / \bar{W}$ selects either the read $(R / \bar{W}=1)$ or write $(R / \bar{W}=0)$ operation. This pad has an internal pull-up resistor. |
| RS | The RS input selects the register to be accessed for read and write. RS = 0, selects the instruction register for write and the busy flag and address counter for read. $\mathrm{RS}=1$, selects the data register for both read and write. This pad has an internal pull-up resistor. |
| DB0 to DB7 | The 8-bit bidirectional data bus (3-state) transfers data between the system controller and the PCF2119x. DB7 may be used as the busy flag, signalling that internal operations are not yet completed. In 4-bit operations the 4 higher order lines DB7 to DB4 are used; DB3 to DB0 must be left open-circuit. Data bus line DB3 has an alternative function (SA0), when selected this is the $I^{2} \mathrm{C}$-bus address pad. Each data line has its own internal pull-up resistor; note 1. |
| OSC | Oscillator or external clock input. When the on-chip oscillator is used this pad must be connected to $V_{D D 1}$. |

## Note

1. When the $\mathrm{I}^{2} \mathrm{C}$-bus is used, the parallel interface pad E must be at logic 0 . In the $\mathrm{I}^{2} \mathrm{C}$-bus read mode DB0-DB2 and DB3 - DB7 should be connected to $V_{D D 1}$ or left open-circuit.
a) When the parallel bus is used, pads SCL and SDA must be connected to $\mathrm{V}_{\mathrm{SS} 1}$ or $\mathrm{V}_{\mathrm{DD1} 1}$; they must not be left open-circuit.
b) If the 4-bit interface is used without reading out from the PCF2119x (i.e. R/W is set permanently to logic 0 ), the unused ports DB0 to DB4 can either be set to $\mathrm{V}_{\mathrm{SS} 1}$ or $\mathrm{V}_{\mathrm{DD} 1}$ instead of leaving them open-circuit.

## LCD controllers/drivers

## 7 FUNCTIONAL DESCRIPTION

### 7.1 LCD supply voltage generator

The LCD supply voltage may be generated on-chip. The voltage generator is controlled by two internal 6 -bit registers: $\mathrm{V}_{\mathrm{A}}$ and $\mathrm{V}_{\mathrm{B}}$. The nominal LCD operating voltage at room temperature is given by the relationship:

$$
\mathrm{V}_{\mathrm{OP}(\text { nom })}=(\text { integer value of register } \times 0.08)+1.82
$$

### 7.2 Programming ranges

Programmed value: 1 to 63 . Voltage: 1.90 to 6.86 V . $\mathrm{T}_{\text {ref }}=27^{\circ} \mathrm{C}$.
Values producing more than 6.5 V at operating temperature are not allowed. Operation above this voltage may damage the device. When programming the operating voltage the $\mathrm{V}_{\text {LCD }}$ temperature coefficient must be taken into account.
Values below 2.2 V are below the specified operating range of the chip and are therefore not allowed.
Value 0 for $V_{A}$ and $V_{B}$ switches the generator off (i.e. $\mathrm{V}_{\mathrm{A}}=0$ in character mode, $\mathrm{V}_{\mathrm{B}}=0$ in icon mode).

Usually register $\mathrm{V}_{\mathrm{A}}$ is programmed with the voltage for character mode and register $\mathrm{V}_{\mathrm{B}}$ with the voltage for icon mode.

When $\mathrm{V}_{\mathrm{LCD}}$ is generated on-chip the $\mathrm{V}_{\mathrm{LCD}}$ pads should be decoupled to $V_{S S}$ with a suitable capacitor. The generated $V_{L C D}$ is independent of $V_{D D}$ and is temperature compensated. When the voltage generator and the direct mode are switched off, an external voltage may be supplied at connected pads $\mathrm{V}_{\mathrm{LCD1,2}}$. $\mathrm{V}_{\mathrm{LCD} 1,2}$ may be higher or lower than $\mathrm{V}_{\mathrm{DD}}$.
During direct mode (program DM register bit) the internal voltage generator is turned off and the $\mathrm{V}_{\text {LCD }}$ output voltage is directly connected to $V_{\text {DD2 }}$. This reduces the current consumption during icon mode and Mux 1:9 (depending on $\mathrm{V}_{\mathrm{DD} 2}$ value and LCD liquid properties).
The LCD supply voltage generator ensures that, as long as $V_{D D}$ is in the valid range ( 2.2 to 4 V ), the required peak voltage $\mathrm{V}_{\mathrm{OP}}=6.5 \mathrm{~V}$ can be generated at any time.

### 7.3 LCD bias voltage generator

The intermediate bias voltages for the LCD display are also generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system current consumption. The optimum value of $\mathrm{V}_{\mathrm{LCD}}$ depends on the multiplex rate, the LCD threshold voltage $\left(\mathrm{V}_{\text {th }}\right)$ and the number of bias levels. Using a 5-level bias scheme for 1: 18 maximum rate allows $\mathrm{V}_{\mathrm{LCD}}<5 \mathrm{~V}$ for most LCD liquids. The intermediate bias levels for the different multiplex rates are shown in Table 2. These bias levels are automatically set to the given values when switching to the corresponding multiplex rate.

Table 2 Bias levels as a function of multiplex rate

| MULTIPLEX <br> RATE | NUMBER <br> OF LEVELS | $\mathbf{V}_{\mathbf{1}}$ | $\mathbf{V}_{\mathbf{2}}$ | $\mathbf{V}_{\mathbf{3}}$ | $\mathbf{V}_{\mathbf{4}}$ | $\mathbf{V}_{\mathbf{5}}$ | $\mathbf{V}_{\mathbf{6}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1: 18$ | 5 | $\mathrm{~V}_{\mathrm{op}}$ | $3 / 4^{(1)}$ | $1 / 2$ | $1 / 2$ | $1 / 4$ | $\mathrm{~V}_{\mathrm{ss}}$ |
| $1: 9$ | 5 | $\mathrm{~V}_{\mathrm{op}}$ | $3 / 4$ | $1 / 2$ | $1 / 2$ | $1 / 4$ | $\mathrm{~V}_{\mathrm{ss}}$ |
| $1: 2$ | 4 | $\mathrm{~V}_{\mathrm{op}}$ | $2 / 3$ | $2 / 3$ | $1 / 3$ | $1 / 3$ | $\mathrm{~V}_{\mathrm{ss}}$ |

Note

1. The values in the above table are given relative to $\mathrm{V}_{\mathrm{op}}-\mathrm{V}_{\mathrm{ss}}$, e.g. $3 / 4$ means $3 / 4 \times\left(\mathrm{V}_{\mathrm{op}}-\mathrm{V}_{\mathrm{ss}}\right)$.

## LCD controllers/drivers

## PCF2119x-2

### 7.4 Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC pad must be connected to $\mathrm{V}_{\mathrm{DD}}$.

### 7.5 External clock

If an external clock is to be used this is input at the OSC pad. The resulting display frame frequency is given by:

$$
f_{\text {frame }}=\frac{f_{\text {osc }}}{3072}
$$

Only in the power-down state is the clock allowed to be stopped (OSC connected to $\mathrm{V}_{\mathrm{SS}}$ ), otherwise the LCD is frozen in a DC state.

### 7.6 Power-on reset

The PC2119x must be reset externally. This is an internal synchronous reset that requires 3 OSC cycles to be executed after release of the external reset signal. If no external reset is performed, the chip might start-up in an unwanted state. The external reset is active high.

### 7.7 Power-down mode

The chip can be put into power-down mode by applying an external active high level to the PD pad. In power-down mode all static currents are switched off (no internal oscillator, no bias level generation and all LCD outputs are internally connected to $\mathrm{V}_{\mathrm{SS}}$ ).
During power-down, information in the RAMs and the chip state are preserved. Instruction execution during power-down is possible when pad OSC is externally clocked.

### 7.8 Registers

The PCF2119x has two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register Select signal (RS) determines which register will be accessed. The instruction register stores instruction codes such as 'display clear' and 'cursor shift', and address information for the Display Data RAM (DDRAM) and Character Generator RAM (CGRAM).

The instruction register can be written to but not read from by the system controller. The data register temporarily stores data to be read from the DDRAM and CGRAM. When reading, data from the DDRAM or CGRAM corresponding to the address in the instruction register is written to the data register prior to being read by the 'read data' instruction.

### 7.9 Busy flag

The busy flag indicates the internal status of the PCF2119x. A logic 1 indicates that the chip is busy and further instructions will not be accepted. The busy flag is output to pad DB7 when RS $=0$ and $R \bar{W}=1$. Instructions should only be written after checking that the busy flag is at logic 0 or waiting for the required number of cycles.

### 7.10 Address Counter (AC)

The address counter assigns addresses to the DDRAM and CGRAM for reading and writing and is set by the commands 'set CGRAM address' and 'set DDRAM address'. After a read/write operation the address counter is automatically incremented or decremented by 1 .
The address counter contents are output to the bus (DB6 to DBO) when RS $=0$ and $R \bar{W}=1$.

### 7.11 Display Data RAM (DDRAM)

The DDRAM stores up to 80 characters of display data represented by 8 -bit character codes. RAM locations which are not used for storing display data can be used as general purpose RAM. The basic RAM to display addressing scheme is shown in Fig.2. With no display shift the characters represented by the codes in the first 32 RAM locations starting at address 00 H in line 1 are displayed. Figures 3 and 4 show the display mapping for right and left shift respectively.

When data is written to or read from the DDRAM wrap-around occurs from the end of one line to the start of the next line. When the display is shifted each line wraps around within itself, independently of the others. Thus all lines are shifted and wrapped around together. The address ranges and wrap-around operations for the various modes are shown in Table 3.

Table 3 Address space and wrap-around operation

| MODE | $\mathbf{1 \times 3 2}$ | $\mathbf{2 \times 1 6}$ | $\mathbf{1 \times 9}$ |
| :--- | :---: | :---: | :---: |
| Address space | 00 to 4 F | 00 to $27 ; 40$ to 67 | 00 to 27 |
| Read/write wrap-around (moves to next line) | 4 F to 00 | 27 to $40 ; 67$ to 00 | 27 to 00 |
| Display shift wrap-around (stays within line) | 4 F to 00 | 27 to $00 ; 67$ to 40 | 27 to 00 |

## LCD controllers/drivers



Fig. 2 DDRAM to display mapping: no shift.


## LCD controllers/drivers

### 7.12 Character Generator ROM (CGROM)

The Character Generator ROM generates 240 character patterns in a $5 \times 8$ dot format from 8 -bit character codes. Figure 6 to 8 show the character sets that are currently implemented.

### 7.13 Character Generator RAM (CGRAM)

Up to 16 user defined characters may be stored in the Character Generator RAM. Some CGRAM characters (see Fig.17) are also used to drive icons ( 6 if icons blink and both icon rows are used in the application; 3 if no blink but both icon rows are used in the application; 0 if no icons are driven by the icon rows). The CGROM and CGRAM use a common address space, of which the first column is reserved for the CGRAM (see Fig.6). Figure 9 shows the addressing principle for the CGRAM.

### 7.14 Cursor control circuit

The cursor control circuit generates the cursor (underline and/or cursor blink as shown in Fig. 5 at the DDRAM address contained in the address counter.

When the address counter contains the CGRAM address the cursor will be inhibited.

### 7.15 Timing generator

The timing generator produces the various signals required to drive the internal circuitry. Internal chip operation is not disturbed by operations on the data buses.

### 7.16 LCD row and column drivers

The PCF2119x contains 18 row and 80 column drivers, which connect the appropriate LCD bias voltages in sequence to the display in accordance with the data to be displayed. R17 and R18 drive the icon rows.
The bias voltages and the timing are selected automatically when the number of lines in the display is selected. Figures 10 to 13 show typical waveforms. Unused outputs should be left unconnected.

$5 \times 7$ dot character font
cursor display example

blink display example

Fig. 5 Cursor and blink display examples.
LCD controllers/drivers PCF2119x-2


Fig. 6 Character set ' $R$ ' in CGROM.
LCD controllers/drivers PCF2119x-2


Fig. 7 Character set 'S’ in CGROM.
LCD controllers/drivers PCF2119x-2


Fig. 8 Character set ' $V$ ' in CGROM.

## LCD controllers/drivers



Character code bits 0 to 3 correspond to CGRAM address bits 3 to 6 .
CGRAM address bits 0 to 2 designate the character pattern line position. The 8 th line is the cursor position and display is performed by logical OR with the cursor. Data in the 8th position will appear in the cursor position.
Character pattern column positions correspond to CGRAM data bits 0 to 4, as shown in Fig.6.
As shown in Figs 6 and 7, CGRAM character patterns are selected when character code bits 4 to 7 are all logic 0 . CGRAM data $=\operatorname{logic} 1$ corresponds to selection for display.
Only bits 0 to 5 of the CGRAM address are set by the 'set CGRAM address' command. Bit 6 can be set using the 'set DDRAM address' command in the valid address range or by using the auto-increment feature during CGRAM write. All bits 0 to 6 can be read using the 'read busy flag and address counter' command.

Fig. 9 Relationship between CGRAM addresses, data and display patterns.


Fig. 10 MUX 1: 18 LCD waveforms; character mode.

LCD controllers/drivers


Fig. 11 MUX 1 : 9 LCD waveforms; character mode. R10 to 18 to be left open.

LCD controllers/drivers PCF2119x-2


Fig. 12 MUX 1 : 2 LCD waveforms; icon mode.

| Philips Semiconductors | Product specification |
| :--- | ---: |
| LCD controllers/drivers | PCF2119x-2 |



Fig. 13 MUX 1: 2 LCD waveforms; icon mode.

LCD controllers/drivers

### 7.17 Reset function

The PCF2119x must be reset externally when power is turned on. The reset executes a 'clear display', requiring 165 oscillator cycles. After the reset the chip has the state shown in Table 4.

Table 4 State after reset

| STEP | FUNCTION | CONTROL BIT STATE | CONDITION |
| :---: | :---: | :---: | :---: |
| 1 | clear display |  |  |
| 2 | entry mode set | I/D = 1 | +1 (increment) |
|  |  | $\mathrm{S}=0$ | no shift |
| 3 | display control | D $=0$ | display off |
|  |  | $C=0$ | cursor off |
|  |  | $\mathrm{B}=0$ | cursor character blink off |
| 4 | function set | DL = 1 | 8-bit interface |
|  |  | $\mathrm{M}=0$ | 1-line display |
|  |  | $\mathrm{H}=0$ | normal instruction set |
|  |  | SL = 0 | MUX 1 : 18 mode |
| 5 | default address pointer to DDRAM; the Busy Flag (BF) indicates the busy state ( $\mathrm{BF}=1$ ) until initialization ends; the busy state lasts 2 ms ; the chip may also be initialized by software; see Tables 18 and 19 |  |  |
| 6 | icon control | $\mathrm{IM}, \mathrm{IB}, \mathrm{DM}=000$ | icons, icon blink and direct mode disabled |
| 7 | display/screen configuration | $L=0 ; P=0 ; Q=0$ | default configurations |
| 8 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient | $\mathrm{TC} 1=0 ; \mathrm{TC} 2=0$ | default temperature coefficient |
| 9 | set $\mathrm{V}_{\text {LCD }}$ | $\mathrm{V}_{\mathrm{A}}=0 ; \mathrm{V}_{\mathrm{B}}=0$ ( $\mathrm{V}_{\mathrm{LCD}}$ generator off) |  |
| 10 | $\mathrm{I}^{2} \mathrm{C}$-bus interface reset |  |  |
| 11 | Set HVgen stages | $\mathrm{S} 1, \mathrm{~S} 0=10$ | HVgen set to 3 internal stages ( $4 *$ voltage multiplier) |

## LCD controllers/drivers

## 8 INSTRUCTIONS

Only two PCF2119x registers, the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the MPU. Before internal operation, control information is stored temporarily in these registers, to allow interfacing to various types of MPUs which operate at different speeds or to allow interface to peripheral control ICs.
The PCF2119x operation is controlled by the instructions shown in Table 6 together with their execution time. Details are explained in subsequent sections.

Instructions are of 4 types, those that:

1. Designate PCF2119x functions such as display format, data length, etc.
2. Set internal RAM addresses
3. Perform data transfer with internal RAM
4. Others.

In normal use, category 3 instructions are used most frequently. However, automatic incrementing by 1 (or decrementing by 1 ) of internal RAM addresses after each data write lessens the MPU program load. The display shift in particular can be performed concurrently with display data write, enabling the designer to develop systems in minimum time with maximum programming efficiency.

During internal operation, no instructions other than the 'read busy flag' and 'read address' instructions will be executed. Because the busy flag is set to a logic 1 while an instruction is being executed, check to ensure it is a logic 0 before sending the next instruction or wait for the maximum instruction execution time, as given in Table 6. An instruction sent while the busy flag is logic 1 will not be executed.

Table 5 Instruction set for $I^{2} \mathrm{C}$-bus commands

| CONTROL BYTE |  |  |  |  | COMMAND BYTE |  |  |  |  |  | I2C-BUS COMMANDS |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Co | RS | 0 | 0 | 0 | 0 | 0 | 0 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | note 1 |

Note

1. $\mathrm{R} / \overline{\mathrm{W}}$ is set together with the slave address.

| INSTRUCTION | RS | R／W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DESCRIPTION | $\begin{aligned} & \text { REQUIRED } \\ & \text { CLOCK } \\ & \text { CYCLES } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{H}=0$ or 1 |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | no operation | 3 |
| Function set | 0 | 0 | 0 | 0 | 1 | DL | 0 | M | SL | H | sets interface Data Length（DL）and number of display lines（M）；single line／MUX $1: 9$（SL）， extended instruction set control（H） | 3 |
| Read busy flag and address counter | 0 | 1 | BF | $\mathrm{A}_{\mathrm{C}}$ |  |  |  |  |  |  | reads the Busy Flag（BF）indicating internal operating is being performed and reads address counter contents | 0 |
| Read data | 1 | 1 | read data |  |  |  |  |  |  |  | reads data from CGRAM or DDRAM | 3 |
| Write data | 1 | 0 | write data |  |  |  |  |  |  |  | writes data from CGRAM or DDRAM | 3 |
| H＝ $\mathbf{0}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | clears entire display and sets DDRAM address 0 in address counter | 165 |
| Return home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | sets DDRAM address 0 in address counter；also returns shifted display to original position；DDRAM contents remain unchanged | 3 |
| Entry mode set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I／D | S | sets cursor move direction and specifies shift of display；these operations are performed during data write and read | 3 |
| Display control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | sets entire display on／off（D），cursor on／off（C）and blink of cursor position character（B）；D＝ 0 （display off）puts chip into the power－down mode | 3 |
| Cursor／display shift | 0 | 0 | 0 | 0 | 0 | 1 | S／C | R／L | 0 | 0 | moves cursor and shifts display without changing DDRAM contents | 3 |
| Set CGRAM address | 0 | 0 | 0 | 1 | $A_{C G}$ |  |  |  |  |  | sets CGRAM address；bit 6 is to be set by the command＇set DDRAM address＇；look at the description of the commands | 3 |
| Set DDRAM address | 0 | 0 | 1 | $A_{D D}$ |  |  |  |  |  |  | sets DDRAM address | 3 |


| INSTRUCTION | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DESCRIPTION | $\begin{aligned} & \text { REQUIRED } \\ & \text { CLOCK } \\ & \text { CYCLES } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H = 1 |  |  |  |  |  |  |  |  |  |  |  |  |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | do not use | - |
| Screen configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | L | set screen configuration | 3 |
| Display configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | P | Q | set display configuration | 3 |
| Icon control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | IM | IB | DM | set icon mode (IM), icon blink (IB), direct mode(DM) | 3 |
| Temperature control | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | TC1 | TC2 | set temperature coefficient (TCx) | 3 |
| Set HVgen stages | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | S1 | S0 | set internal HVgen stages (S1,S0 = 11 not allowed) | 3 |
| Set V ${ }_{\text {LCD }}$ | 0 | 0 | 1 | V | voltage |  |  |  |  |  | store $\mathrm{V}_{\text {LCD }}$ in register $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}(\mathrm{V})$ | 3 |

1. $X=$ don't care.

## LCD controllers/drivers

Table 7 Explanations of symbols used in Table 6

| BIT | STATE |  |
| :---: | :---: | :---: |
|  | LOGIC 0 | LOGIC 1 |
| I/D | decrement | increment |
| S | display freeze | display shift |
| D | display off | display on |
| C | cursor off | cursor on |
| B | cursor character blink off: character at cursor position does not blink | cursor character blink on: character at cursor position blinks |
| S/C | cursor move | display shift |
| R/L | left shift | right shift |
| DL | 4 bits | 8 bits |
| H | use basic instruction set | use extended instruction set |
| L (no impact, if$M=1 \text { or } S L=1)$ | left/right screen: standard connection (as in PCF2114) | left/right screen: mirrored connection (as in PCF2116) |
|  | 1st 16 characters of 32: columns are from 1 to 80 | 1st 16 characters of 32: columns are from 1 to 80 |
|  | 2nd 16 characters of 32: columns are from 1 to 80 | 2nd 16 characters of 32 : columns are from 80 to 1 |
| P | column data: left to right (as in PCF2116); column data is displayed from 1 to 80 | column data: right to left; column data is displayed from 80 to 1 |
| Q | row data: top to bottom (as in PCF2116); row data is displayed from 1 to 16 and icon row data is in 17 and 18 | row data: bottom to top; row data is displayed from 16 to 1 and icon row data is in 18 and 17 |
| IM | character mode; full display | icon mode; only icons displayed |
| IB | icon blink disabled | icon blink enabled |
| DM | direct mode disabled | direct mode enabled |
| V | set $\mathrm{V}_{\mathrm{A}}$ | set $\mathrm{V}_{\mathrm{B}}$ |
| M (no impact, if $S L=1)$ | 1-line by 32 display | 2-line by 16 display |
| SL | MUX 1: 18 ( $1 \times 32$ or $2 \times 16$ character display) | MUX 1 : 9 ( $1 \times 16$ character display) |
| $\mathrm{C}_{0}$ | last control byte; see Table 5 | another control byte follows after data/command |

Table 8 Explanation of TC1 and TC2 used in Table 6

| TC1 | TC2 | DESCRIPTION |
| :---: | :---: | :--- |
| 0 | 0 | $V_{\text {LCD }}$ temperature coefficient 0 |
| 1 | 0 | $V_{\text {LCD }}$ temperature coefficient 1 |
| 0 | 1 | $V_{\text {LCD }}$ temperature coefficient 2 |
| 1 | 1 | $\mathrm{~V}_{\text {LCD }}$ temperature coefficient 3; for ranges for TC see Chapter 13 |

Table 9 Explanation of S1 and S0 used in Table 6

| $\mathbf{S 1}$ | s0 |  |
| :---: | :---: | :--- |
| 0 | 0 | set internal HVgen stages to $1\left(2^{*}\right.$ voltage multiplier $)$ |
| 0 | 1 | set internal HVgen stages to $2\left(3^{*}\right.$ voltage multiplier $)$ |
| 1 | 0 | set internal HVgen stages to $3\left(4^{*}\right.$ voltage multiplier $)$ |
| 1 | 1 | do not use |

LCD controllers/drivers


LCD controllers/drivers


Fig. 16 Example of busy flag checking timing sequence.

### 8.1 Clear display

'Clear display' writes character code 20H into all DDRAM addresses (the character pattern for character code 20H must be a blank pattern), sets the DDRAM address counter to logic 0 and returns the display to its original position, if it was shifted. Thus, the display disappears and the cursor or blink position goes to the left edge of the display. Sets entry mode I/D = 1 (increment mode). S of entry mode does not change.

The instruction 'clear display' requires extra execution time. This may be allowed by checking the Busy Flag (BF) or by waiting until the 165 clock cycles have elapsed. The latter must be applied where no read-back options are foreseen, as in some Chip-On-Glass (COG) applications.

### 8.2 Return home

'Return home' sets the DDRAM address counter to logic 0 and returns the display to its original position if it was shifted. DDRAM contents do not change. The cursor or blink position goes to the left of the first display line. I/D and S of entry mode do not change.

### 8.3 Entry mode set

### 8.3.1 I/D

When I/D = 1 ( 0 ) the DDRAM or CGRAM address increments (decrements) by 1 when data is written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the right when incremented and to the left when decremented. The cursor underline and cursor character blink are inhibited when the CGRAM is accessed.
8.3.2 S

When $S=1$, the entire display shifts either to the right (I/D = 0 ) or to the left (I/D = 1) during a DDRAM write. Thus it appears as if the cursor stands still and the display moves. The display does not shift when reading from the DDRAM, or when writing to or reading from the CGRAM. When $S=0$, the display does not shift.

## LCD controllers/drivers

### 8.4 Display control (and partial power-down mode)

### 8.4.1 D

The display is on when $\mathrm{D}=1$ and off when $\mathrm{D}=0$. Display data in the DDRAM is not affected and can be displayed immediately by setting D to a logic 1 .

When the display is off $(D=0)$ the chip is in partial power-down mode:

- The LCD outputs are connected to $V_{S S}$
- The LCD generator and bias generator are turned off.

Three oscillator cycles are required after sending the 'display off' instruction to ensure all outputs are at $\mathrm{V}_{\mathrm{SS}}$, afterwards OSC can be stopped. If the oscillator is running during partial power-down mode ('display off') the chip can still execute instructions. Even lower current consumption is obtained by inhibiting the oscillator ( $\mathrm{OSC}=\mathrm{V}_{\mathrm{SS}}$ ).
To ensure $\mathrm{I}_{\mathrm{DD}}<1 \mu \mathrm{~A}$, the parallel bus pads DB 7 to DB0 should be connected to $V_{D D}$; RS and R/W to $V_{D D}$ or left open-circuit and PD to $\mathrm{V}_{\mathrm{DD}}$. Recovery from power-down mode: PD back to logic 0 , if necessary OSC back to $V_{D D}$ and send a 'display control' instruction with $D=1$.

### 8.4.2 C

The cursor is displayed when $C=1$ and inhibited when $C=0$. Even if the cursor disappears, the display functions $\mathrm{I} / \mathrm{D}$, etc. remain in operation during display data write. The cursor is displayed using 5 dots in the 8th line (see Fig.5).

### 8.4.3 B

The character indicated by the cursor blinks when $B=1$. The cursor character blink is displayed by switching between display characters and all dots on with a period of approximately 1 second, with $f_{\text {blink }}=\frac{f_{\text {OsC }}}{52224}$

The cursor underline and the cursor character blink can be set to display simultaneously.

### 8.5 Cursor or display shift

'Cursor/display shift' moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display. In 2-line displays, the cursor moves to the next line when it passes the last position (40) of the line. When the displayed data is shifted repeatedly all lines shift at the same time; displayed characters do not shift into the next line.

The Address Counter (AC) content does not change if the only action performed is shift display, but increments or decrements with the 'cursor shift'.

### 8.6 Function set

8.6.1 DL (PARALLEL MODE ONLY)

Sets interface data width. Data is sent or received in bytes (DB7 to DB0) when DL $=1$ or in two nibbles (DB7 to DB4) when $\mathrm{DL}=0$. When 4 -bit width is selected, data is transmitted in two cycles using the parallel bus. In a 4-bit application DB3 to DB0 should be left open-circuit (internal pull-ups). Hence in the first 'function set' instruction after power-on $\mathrm{M}, \mathrm{SL}$ and H are set to logic 1. A second 'function set' must then be sent ( 2 nibbles) to set $M$, SL and H to their required values.
'Function set' from the $\mathrm{I}^{2} \mathrm{C}$-bus interface sets the DL bit to logic 1.

### 8.6.2 M

Selects either 1 -line by 32 display ( $\mathrm{M}=0$ ) or 2 -line by 16 display ( $M=1$ ).

### 8.6.3 SL

Selects MUX 1:9, 1-line by 16 display (independent of M and L). Only rows 1 to 8 and 17 are to be used. All other rows must be left open-circuit. The DDRAM map is the same as in the 2 -line by 16 display mode, however, the second line is not displayable.

## LCD controllers/drivers

### 8.6.4 H

When $\mathrm{H}=0$ the chip can be programmed via the standard 11 instruction codes used in the PCF2116 and other LCD controllers.

When $\mathrm{H}=1$ the extended range of instructions will be used. These are mainly for controlling the display configuration and the icons.

### 8.7 Set CGRAM address

'Set CGRAM address' sets bits 5 to 0 of the CGRAM address $\mathrm{A}_{\mathrm{CG}}$ into the address counter (binary A 5 to A 0 ). Data can then be written to or read from the CGRAM.

Attention: the CGRAM address uses the same address register as the DDRAM address and consists of 7 bits (binary A6 to A0). With the 'set CGRAM address' command, only bits 5 to 0 are set. Bit 6 can be set using the 'set DDRAM address' command first, or by using the auto-increment feature during CGRAM write. All bits 6 to 0 can be read using the 'read busy flag' and 'read address' command.

When writing to the lower part of the CGRAM, ensure that bit 6 of the address is not set (e.g. by an earlier DDRAM write or read action).

### 8.8 Set DDRAM address

'Set DDRAM address' sets the DDRAM address $A_{D D}$ into the address counter (binary A6 to A0). Data can then be written to or read from the DDRAM.

### 8.9 Read busy flag and read address

'Read busy flag' and 'read address' read the Busy Flag (BF) and Address Counter (AC). $\mathrm{BF}=1$ indicates that an internal operation is in progress. The next instruction will not be executed until $\mathrm{BF}=0$. It is recommended that the BF status is checked before the next write operation is executed.

At the same time, the value of the address counter expressed in binary A6 to AO is read out. The address counter is used by both CGRAM and DDRAM, and its value is determined by the previous instruction.

### 8.10 Write data to CGRAM or DDRAM

'Write data' writes binary 8 -bit data D7 to D0 to the CGRAM or the DDRAM.
Whether the CGRAM or DDRAM is to be written into is determined by the previous 'set CGRAM address' or 'set DDRAM address' command. After writing, the address automatically increments or decrements by 1 , in accordance with the entry mode. Only bits D4 to D0 of CGRAM data are valid, bits D7 to D5 are 'don't care'.

### 8.11 Read data from CGRAM or DDRAM

'Read data' reads binary 8-bit data D7 to D0 from the CGRAM or DDRAM.
The most recent 'set address' command determines whether the CGRAM or DDRAM is to be read.

The 'read data' instruction gates the content of the Data Register (DR) to the bus while E is HIGH. After E goes LOW again, internal operation increments (or decrements) the $A C$ and stores RAM data corresponding to the new AC into the DR.
There are only three instructions that update the data register:

- 'set CGRAM address'
- 'set DDRAM address'
- 'read data' from CGRAM or DDRAM.

Other instructions (e.g. 'write data', 'cursor/display shift', 'clear display' and 'return home') do not modify the data register content.

## LCD controllers/drivers

## 9 EXTENDED FUNCTION SET INSTRUCTIONS AND FEATURES

### 9.1 New instructions

$H=1$, sets the chip into alternate instruction set mode.

### 9.2 Icon control

The PCF2119x can drive up to 160 icons. See Fig. 17 for CGRAM to icon mapping.

### 9.3 IM

When $I M=0$, the chip is in character mode. In the character mode characters and icons are driven (MUX $1: 18$ ). The $\mathrm{V}_{\mathrm{LCD}}$ generator, if used, produces the $\mathrm{V}_{\mathrm{LCD}}$ voltage programmed in register $\mathrm{V}_{\mathrm{A}}$.

When $\mathrm{IM}=1$, the chip is in icon mode. In the icon mode only the icons are driven (MUX 1:2) and the $\mathrm{V}_{\mathrm{LCD}}$ voltage generator, if used, produces the $V_{L C D}$ voltage as programmed in register $V_{B}$.
9.4 IB

Icon blink control is independent of the cursor/character blink function.

When IB $=0$, icon blink is disabled. Icon data is stored in CGRAM character 0 to $3(4 \times 8 \times 5=160$ bits for 160 icons).
When $\mathrm{IB}=1$, icon blink is enabled. In this case each icon is controlled by two bits. Blink consists of two half phases (corresponding to the cursor on and off phases called even and odd phases hereafter).

Icon states for the even phase are stored in CGRAM characters 0 to 3 ( $4 \times 8 \times 5=160$ bits for 160 icons). These bits also define icon state when icon blink is not used.

Icon states for the odd phase are stored in CGRAM character 4 to 7 (another 160 bits for the 160 icons). When icon blink is disabled CGRAM characters 4 to 6 may be used as normal CGRAM characters.

Table 10 Blink effect for icons and cursor character blink

| PARAMETER | EVEN PHASE | ODD PHASE |
| :--- | :--- | :--- |
| Cursor character blink | block (all on) | normal (display character) |
| Icons | state 1: CGRAM character 0 to 2 | state 2: CGRAM character 4 to 6 |

LCD controllers/drivers

$$
\text { CGRAM data bit = logic } 1 \text { turns the icon on, data bit = logic } 0 \text { turns the icon off. }
$$

Data in character codes 0 to 3 define the icon state when icon blink is disabled or during the even phase when icon blink is enabled Data in character codes 4 to 7 define the icon state during the odd phase when icon blink is enabled (not used for icons when icon blink is disabled).
Fig. 17 CGRAM to icon mapping.

## LCD controllers/drivers

9.5 Normal/icon mode operation

| IM | CONDITION | $\mathbf{V}_{\text {LCD }}$ |
| :---: | :--- | :--- |
| 0 | character mode | generates $\mathrm{V}_{\mathrm{A}}$ |
| 1 | icon mode | generates $\mathrm{V}_{\mathrm{B}}$ |

### 9.6 Direct mode

When $\mathrm{DM}=0$, the chip is not in direct mode. Either the internal voltage generator or an external voltage may be used to achieve the necessary $\mathrm{V}_{\mathrm{LCD}}$ value.
When $\mathrm{DM}=1$, the chip is in direct mode. The internal voltage generator is turned off and the $\mathrm{V}_{\mathrm{LCD}}$ output is directly connected to the HVgen supply voltage $\mathrm{V}_{\mathrm{DD} 2}$.
The direct mode can be used to reduce the current consumption when the required $\mathrm{V}_{\mathrm{LCD}}$ output voltage is close to the $\mathrm{V}_{\mathrm{DD} 2}$ supply voltage. This can be the case in icon mode or in Mux 1:9 (depending on LCD liquid properties).

### 9.7 Voltage multiplier control

S[1:0\}
A software configurable voltage multiplier is incorporated and can be set via the "Set HVgen stages" command.

The voltage multiplier control can be used to reduce current consumption by disconnecting internal voltage multiplier stages (depending on the required $\mathrm{V}_{\text {LCD }}$ output voltage).

### 9.8 Screen configuration

$L$ : default is $L=0$.
$L=0$ : the two halves of a split screen are connected in a standard way i.e. column 1/81, 2/82 to 80/160.
$L=1$ : the two halves of a split screen are connected in a mirrored way i.e. column $1 / 160,2 / 159$ to $80 / 81$. This allows single layer PCB or glass layout.

### 9.9 Display configuration

$P, Q$ default is $P, Q=0$.
$P=1$ : mirrors the column data.
$Q=1$ : mirrors the row data.

### 9.10 TC1 and TC2

Default is TC1 and TC2 $=0$. This selects the default temperature coefficient for the internally generated VLCD. TC1 and TC2 = 10, 01 and 11 selects alternative temperature coefficients 1,2 and 3 respectively.

### 9.11 Set VLCD

The $V_{\text {LCD }}$ value is programmed by instruction. Two on-chip registers hold $V_{\text {LCD }}$ values for the character mode and the icon mode respectively $\left(\mathrm{V}_{\mathrm{A}}\right.$ and $\left.\mathrm{V}_{\mathrm{B}}\right)$. The generated $\mathrm{V}_{\mathrm{LCD}}$ value is independent of $\mathrm{V}_{\mathrm{DD}}$, allowing battery operation of the chip.
$V_{\text {LCD }}$ programming:

1. Send 'function set' instruction with $\mathrm{H}=1$
2. Send 'set $\mathrm{V}_{\mathrm{LCD}}$ ' instruction to write to voltage register:
a) $\mathrm{DB} 7, \mathrm{DB} 6=10$ : DB 5 to DB 0 are $\mathrm{V}_{\mathrm{LCD}}$ of character mode $\left(\mathrm{V}_{\mathrm{A}}\right)$
b) $\mathrm{DB} 7, \mathrm{DB} 6=11$ : DB5 to DB 0 are $\mathrm{V}_{\mathrm{LCD}}$ of icon mode $\left(\mathrm{V}_{\mathrm{B}}\right)$
c) $\mathrm{DB5}$ to $\mathrm{DB} 0=000000$ switches $\mathrm{V}_{\text {LCD }}$ generator off (when selected)
d) During 'display off' and power-down the $\mathrm{V}_{\mathrm{LCD}}$ generator is also disabled.
3. Send 'function set' instruction with $\mathrm{H}=0$ to resume normal programming.

### 9.12 Reducing current consumption

Reducing current consumption can be achieved by one of the options given in Table 11.

When $\mathrm{V}_{\mathrm{LCD}}$ lies outside the $\mathrm{V}_{\mathrm{DD}}$ range and must be generated, it is usually more efficient to use the on-chip generator than an external regulator.

Table 11 Reducing current consumption

| ORIGINAL MODE | ALTERNATIVE MODE |
| :--- | :--- |
| Character mode | Icon mode (control bit IM) |
| Display on | Display off (control bit D) |
| HV generator operating | Direct mode |
| Any mode | Power-down (PD pad) |

Table 12 Use of the $V_{A}$ and $V_{B}$ registers

| MODE | $\mathbf{V}_{\mathbf{A}}$ | $\mathbf{V}_{\mathbf{B}}$ |
| :---: | :--- | :---: |
| Normal operation | $\mathrm{V}_{\text {LCD }}$ character <br> mode | $\mathrm{V}_{\text {LCD }}$ icon mode |

## LCD controllers/drivers

## PCF2119x-2

## 10 INTERFACES TO MPU

### 10.1 Parallel interface

The PCF2119x can send data in either two 4-bit operations or one 8 -bit operation and can thus interface to 4 -bit or 8-bit microcontrollers.

In 8-bit mode data is transferred as 8 -bit bytes using the 8 data lines DB7 to DB0. Three further control lines $E, R S$ and $R / \bar{W}$ are required; see Section 6.1.
In 4-bit mode data is transferred in two cycles of 4 bits each using pads DB7 to DB4 for the transaction.
The higher order bits (corresponding to DB7 to DB4 in 8-bit mode) are sent in the first cycle and the lower order bits (DB3 to DB0 in 8-bit mode) in the second. Data transfer is complete after two 4-bit data transfers. It should be noted that two cycles are also required for the busy flag check. 4-bit operation is selected by instruction, see Figs 14 to 16 for examples of bus protocol.
In 4-bit mode, pads DB3 to DB0 must be left open-circuit. They are pulled up to $\mathrm{V}_{\mathrm{DD}}$ internally.

## 10.2 $\quad \mathrm{I}^{2} \mathrm{C}$-bus interface

The $\mathrm{I}^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are the Serial Data line (SDA) and the Serial Clock Line (SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer may be initiated only when the bus is not busy.
Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte.

Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

### 10.2.1 $\mathrm{I}^{2} \mathrm{C}$-BUS PROTOCOL

Before any data is transmitted on the $\mathrm{I}^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the START procedure. The $\mathrm{I}^{2} \mathrm{C}$-bus configuration for the different PCF2119x read and write cycles is shown in Figs 22 to 24. The slow down feature of the $\mathrm{I}^{2} \mathrm{C}$-bus protocol (receiver holds SCL LOW during internal operations) is not used in the PCF2119x.

### 10.2.2 Definitions

- Transmitter: the device which sends the data to the bus
- Receiver: the device which receives the data from the bus
- Master: the device which initiates a transfer, generates clock signals and terminates a transfer
- Slave: the device addressed by a master
- Multi-master: more than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- Synchronization: procedure to synchronize the clock signals of two or more devices.


Fig. 18 System configuration.

## LCD controllers/drivers



Fig. 19 Bit transfer

SDA


Fig. 20 Definition of START and STOP conditions.




## LCD controllers/drivers



Fig. 24 Master reads slave immediately after first byte; read mode (RS previously defined).


LCD controllers/drivers

11 LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD} 1}$ | Logic supply voltage | -0.5 | +6.5 | V |
| $\mathrm{~V}_{\mathrm{DD} 2,3}$ | High voltage generator supply voltages | -0.5 | +4.5 | V |
| $\mathrm{~V}_{\mathrm{LCD}}$ | LCD supply voltage | -0.5 | +7.5 | V |
| $\mathrm{~V}_{\mathrm{I}(\mathrm{VDD})} / \mathrm{V}_{\mathrm{O}(\mathrm{VDD})}$ | input/output voltage (any $\mathrm{V}_{\mathrm{DD}}$ related input/output) | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\left.\mathrm{~V}_{\mathrm{I}(\mathrm{VLCD})} / \mathrm{V}_{\mathrm{O}(\mathrm{VLCD})}\right)$ | input/output voltage (any $\mathrm{V}_{\mathrm{LCD}}$ related input/output) | -0.5 | $\mathrm{~V}_{\mathrm{LCD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC input current | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{SS}}$ and $\mathrm{I}_{\mathrm{LCD}}$ | $\mathrm{V}_{\mathrm{DD1}, 2,3}, \mathrm{~V}_{\mathrm{SS} 1,2}$ or $\mathrm{V}_{\mathrm{LCD}}$ current | -50 | +50 | mA |
| $\mathrm{~V}_{\mathrm{HMB}}$ | electrostatic handling voltage according Human Body <br> Model (C=100pF, R=1.5kOhm) |  | 1.8 | kV |
| $\mathrm{V}_{\mathrm{MM}}$ | electrostatic handling voltage according Machine <br> Model(c=200pF, L=0.75uH) |  | 150 | V |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 400 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | power dissipation per output | - | 100 | mW |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

12 HANDLING
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

LCD controllers/drivers

## 13 DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD} 1}=1.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2,3}=2.2$ to 4.0 V ; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=2.2$ to $6.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ | Logic supply voltage |  | 1.5 | - | 5.5 | V |
| $\mathrm{V}_{\mathrm{DD} 2,3}$ | High voltage generator supply voltages | internal $\mathrm{V}_{\text {LCD }}$ generation $\left(\mathrm{V}_{\mathrm{DD} 2,3}<\mathrm{V}_{\mathrm{LCD}}\right)$ | 2.2 | - | 4.0 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD supply voltage |  | 2.2 | - | 6.5 | V |
| $\mathrm{I}_{\text {SS }}$ | ground supply current | external $\mathrm{V}_{\text {LCD }}$; note 1 |  |  |  |  |
| $\mathrm{I}_{\text {SS } 1}$ | ground supply current 1 |  | - | 70 | 120 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS3 }}$ | ground supply current 3 | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=5 \mathrm{~V}$; note 2 | - | 35 | 80 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS4 }}$ | ground supply current 4 | $\begin{aligned} & \text { icon mode; } \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \text {; } \\ & \mathrm{V}_{\mathrm{LCD}}=2.5 \mathrm{~V} \text {; note } 2 \\ & \hline \end{aligned}$ | - | 25 | 45 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS5 }}$ | ground supply current 5 | power-down mode; $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=2.5 \mathrm{~V}$; DB7 to DB0, $R S$ and $R / \bar{W}=1 ; O S C=0$; $P D=1$ | - | 0.5 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS }}$ | ground supply current | internal $\mathrm{V}_{\text {LCD }}$; note 1and 3 |  |  |  |  |
| ISS6 | ground supply current 6 |  | - | 190 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS8 }}$ | ground supply current 8 | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=5 \mathrm{~V}$; note 2 | - | 135 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS9 }}$ | ground supply current 9 | $\begin{array}{\|l} \hline \text { icon mode; } \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{LCD}}=2.5 \mathrm{~V} \text {; note } 2 \\ \hline \end{array}$ | - | 85 | - | $\mu \mathrm{A}$ |
| Logic |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | $\mathrm{V}_{\text {SS1 }}$ | - | $0.3 \mathrm{~V}_{\text {DD1 }}$ | V |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\text {DD1 }}$ | - | $\mathrm{V}_{\mathrm{DD} 1}$ | V |
| $\mathrm{V}_{\text {IL (osc) }}$ | LOW-level input voltage pad OSC | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDmin}}, \mathrm{V}_{\mathrm{DDmax}}$ | $\mathrm{V}_{\mathrm{SS} 1}$ | - | $V_{\text {DD1 }}-1.2$ | V |
| $\mathrm{V}_{\text {IH(osc) }}$ | HIGH-level voltage pad OSC | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {DDmin }}$, $\mathrm{V}_{\text {DDmax }}$ | $\mathrm{V}_{\mathrm{DD} 1}-0.1$ | - | $\mathrm{V}_{\mathrm{DD} 1}$ | V |
| $\mathrm{I}_{\text {OL(DB) }}$ | LOW-level output current pads DB7 to DB0 | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$ | 1.6 | 4 | - | mA |
| $\mathrm{I}_{\mathrm{OH}(\mathrm{DB})}$ | HIGH-level output current pads DB7 to DB0 | $\mathrm{V}_{\mathrm{OH}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$ | -1 | -8 | - | mA |
| $\mathrm{I}_{\mathrm{pu}}$ | pull-up current pads DB7 to DB0 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{SS} 1}, \mathrm{~V}_{\mathrm{DDmin}}, \mathrm{V}_{\mathrm{DDmax}}$ | 0.04 | 0.15 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD} 1,2,3}$ or $\mathrm{V}_{\text {SS } 1,2}$ | -1 | - | +1 | $\mu \mathrm{A}$ |

LCD controllers/drivers

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{12} \mathrm{C}$-bus |  |  |  |  |  |  |
| SDA AND SCL |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL2 }}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{HH} 2}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | 5 | - | pF |
| IoL (SDA) | low-level output current SDA | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}>2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{DD}}<2 \mathrm{~V} \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ 2 \end{array}$ |  |  | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

LCD outputs

| $\mathrm{R}_{\mathrm{O} \text { (ROW) }}$ | row output resistance pads R1 to R18 | note 4 | - | 10 | 30 | k $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{O} \text { (COL) }}$ | column output resistance pads C1 to C80 | note 4 | - | 15 | 40 | k $\Omega$ |
| $\mathrm{V}_{\text {bias(tol) }}$ | bias tolerance pads R1 to R18 and C1 to C80 | note 5 | - | 20 | 130 | mV |
| $\mathrm{V}_{\mathrm{VLCD} \text { (tol) }}$ | $\mathrm{V}_{\text {LCD }}$ tolerance | $\begin{gathered} \hline \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \text { note } 3 \\ \mathrm{~V}_{\mathrm{LCD}}<3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{LCD}}<4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{LCD}}<5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{LCD}}<6 \mathrm{~V} \end{gathered}$ |  |  | $\begin{aligned} & 160 \\ & 200 \\ & 260 \\ & 340 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| TC0 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient 0 |  | - | -0.16 | - | \%/K |
| TC1 | $V_{\text {LCD }}$ temperature coefficient 1 |  | - | -0.18 | - | \%/K |
| TC2 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient 2 |  | - | -0.21 | - | \%/K |
| TC3 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient 3 |  | - | -0.24 | - | \%/K |

Notes

1. LCD outputs are open-circuit; inputs at $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$; bus inactive.
2. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{OSC}}=200 \mathrm{kHz}$.
3. LCD outputs are open-circuit; HV generator is on; load current IVLCD (at $\left.\mathrm{V}_{\text {LCD }}\right)=5 \mu \mathrm{~A}$.
4. Resistance of output terminals ( $R 1$ to $R 18$ and $C 1$ to $C 80$ ) with a load current of $10 \mu A$; outputs measured one at a time; external $\mathrm{V}_{\mathrm{LCD}}$; $\mathrm{V}_{\mathrm{LCD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 1,2,3}=3 \mathrm{~V}$.
5. LCD outputs open-circuit; external $\mathrm{V}_{\mathrm{LCD}}$.

LCD controllers/drivers

## 14 AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD} 1}=1.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2,3}=2.2$ to $4.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=2.2$ to $6.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\mathrm{FR}}$ | LCD frame frequency (internal clock) | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 45 | 95 | 147 | Hz |
| $\mathrm{f}_{\mathrm{OSC}}$ | oscillator frequency (not available at any pad) |  | 140 | 250 | 450 | kHz |
| $\mathrm{f}_{\mathrm{OSC}(\text { ext })}$ | external clock frequency |  | 140 | - | 450 | kHz |
| $\mathrm{t}_{\mathrm{OSCST}}$ | oscillator start-up time after power-down | note 3 | - | 200 | 300 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{W}(\mathrm{R}, \mathrm{PD})}$ | reset and power down high level pulse width |  | 1 |  |  | us |
| $\mathrm{t}_{\mathrm{SW}(\mathrm{R}, \mathrm{PD})}$ | tolerable spike width on PD and Reset pads |  |  |  | 90 | ns |

Bus timing characteristics: parallel interface; note 1

| WRITE OPERATION (WRITING DATA FROM MPU TO PCF2119x) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {cy(en) }}$ | enable cycle time | 500 | - | - | ns |
| ${ }^{\text {tw }}$ (en) | enable pulse width | 220 | - | - | ns |
| $\mathrm{tsum}_{\text {su }}$ | address set-up time | 50 | - | - | ns |
| $\operatorname{th}_{\text {( }}(\mathrm{A})$ | address hold time | 25 | - | - | ns |
| $\mathrm{t}_{\text {su ( }}$ ( ) | data set-up time | 60 | - | - | ns |
| $\mathrm{th}_{\text {( } \mathrm{D}^{\prime}}$ | data hold time | 25 | - | - | ns |

Read operation (REAding data from PCF2119x to MPU)

| $\mathrm{T}_{\mathrm{cy}(\mathrm{en})}$ | enable cycle time |  | 500 | - | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{W}(\mathrm{en})}$ | enable pulse width |  | 220 | - | - | ns |
| $\mathrm{t}_{\mathrm{su}(\mathrm{A})}$ | address set-up time |  | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{h}(\mathrm{A})}$ | address hold time |  | 25 | - | - | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{D})}$ | data delay time | $\mathrm{V}_{\mathrm{DD} 1}>2.2 \mathrm{~V}$ | - | - | 150 | ns |
|  |  | $\mathrm{~V}_{\mathrm{DD} 1}>1.5 \mathrm{~V}$ | - | - | 250 | ns |
| $\mathrm{t}_{\mathrm{h}(\mathrm{D})}$ | data hold time |  | 5 | - | 100 | ns |

Timing characteristics: $I^{2} \mathbf{C}$-bus interface; note 1

| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | - | - | 400 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tLow | SCL clock low period |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL clock high period |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ DAT | data set-up time |  | 100 | - | - | ns |
| thd; DAT | data hold time |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | SCL, SDA rise time | note 2, 3 | $15+0.1 \mathrm{C}_{\mathrm{B}}$ | - | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SCL, SDA fall time | note 2, 3 | $15+0.1 C_{B}$ | - | 300 | ns |
| $\mathrm{C}_{\mathrm{B}}$ | capacitive bus line load |  | - | - | 400 | pF |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time for a repeated START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| thd; STA | START condition hold time |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| tsu;STO | set-up time for STOP condition |  | 0.6 | - | - | $\mu \mathrm{S}$ |
| tsw | tolerable spike width on bus |  | - | - | 50 | ns |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between STOP and START condition |  | 1.3 |  |  | us |

## Note

1. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ with an input voltage swing of $\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$.
2. $\mathrm{C}_{\mathrm{B}}=$ total capacitance of one bus line in pF .
3. Tested on a sample basis.

LCD controllers/drivers

## 15 TIMING CHARACTERISTICS



Fig. 26 Parallel bus write operation sequence; writing data from MPU to PCF2119x.


Fig. 27 Parallel bus read operation sequence; reading data from PCF2119x to MPU.

LCD controllers/drivers

## 16 APPLICATION INFORMATION

### 16.1 General application information

The required minimum value for the external capacitors in an application with the PCF2119x-2 are:
$\mathrm{C}_{\text {ext }}$ for $\mathrm{V}_{\mathrm{LCD}} / \mathrm{V}_{\mathrm{SS} 1,2}=\min .100 \mathrm{nF}$, for $\mathrm{V}_{\mathrm{DD1,2,3}} / \mathrm{V}_{\mathrm{SS} 1,2}=470 \mathrm{nF}$.
Higher capacitor values are recommended for ripple reduction.
For COG applications the recommended ITO track resistance is to be minimized for the I/O and supply connections. Optimized values for these tracks are below 50 Ohm for the supply and below 100 Ohm for the I/O connections. Higher track resistance reduces performance and increase current consumption.

To avoid accidental triggering of power-on reset (especially in COG applications), the supplies must be adequately decoupled. Depending on power supply quality, $\mathrm{V}_{\mathrm{DD} 1}$ may have to be rised above the specified minimum.


Fig. 28 Direct connection to 8 -bit MPU; 8-bit bus.


Fig. 29 Direct connection to 8 -bit MPU; 4-bit bus.

LCD controllers/drivers


Fig. 30 Typical application using parallel interface.


Fig. 31 Application using $\mathrm{I}^{2} \mathrm{C}$-bus interface.

## LCD controllers/drivers

### 16.2 Charge pump characteristic

In Fig. 32-34 typical graphs of the total power consumption of the PCF2119-2 using the internal charge pump are given. They are obtained under the following conditions :

- ambient temperature 25 C
- $\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\mathrm{V}_{\mathrm{DD} 3}=2.2$ (min), 2.7 (typ), 4V (max)
- normal mode
- Fosc = internal oscillator
- MUX 1:18
- typical load current $\mathrm{IVLCD}=10 \mathrm{uA}$

For each multiplication factor there is a separate line. A line ends where it is not possible to get a higher voltage under its conditions (a higher multiplication factor is needed to get higher voltages).
Connecting different displays may result in different current consumptions. This affects the efficiency and the optimal multiplication factor to be used to generate a certain output voltage.


Fig. 32 Typical charge pump characteristic for $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$.

LCD controllers/drivers


Fig. 33 Typical charge pump characteristic for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$.


Fig. 34 Typical charge pump characteristic for $\mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$.

## LCD controllers/drivers

### 16.3 8-bit operation, 1-line display using external reset

Table 14 shows an example of a 1-line display in 8-bit operation. The PCF2119x functions must be set by the 'function set' instruction prior to display. Since the DDRAM can store data for 80 characters, the RAM can be used for advertising displays when combined with display shift operation. Since the display shift operation changes display position only and the DDRAM contents remain unchanged, display data entered first can be displayed when the 'return home' operation is performed.

### 16.4 4-bit operation, 1-line display using external reset

The program must set functions prior to a 4-bit operation, see Table 13. When power is turned on, 8 -bit operation is automatically selected and the PCF2119x attempts to perform the first write as an 8-bit operation. Since nothing is connected to DB0 to DB3, a rewrite is then required. However, since one operation is completed in two accesses of 4-bit operation, a rewrite is required to set the
functions (see Table 13 step 3). Thus, DB4 to DB7 of the 'function set' are written twice.

### 16.5 8-bit operation, 2-line display

For a 2-line display, the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters in the first line, the DDRAM address must be set after the 8th character is completed (see Table 6). It should be noted that both lines of the display are always shifted together; data does not shift from one line to the other.

## 16.6 $I^{2} \mathrm{C}$-bus operation, 1-line display

A control byte is required with most commands (see Table 17).

Table 13 4-bit operation, 1-line display example; using external reset



| $\begin{aligned} & 0 \\ & \infty \\ & \text { D } \\ & 0 \\ & 0 \\ & 0 \\ & N \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | STEP | INSTRUCTION |  |  |  |  |  |  |  |  |  | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 17 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | MICROKO_ | writes 'O' |
|  | 18 | cursor/display shift |  |  |  |  |  |  |  |  |  | MICROKO | shifts only the cursor position to the left |
|  | 19 | cursor/display shift |  |  |  |  |  |  |  |  |  | MICROKO | shifts only the cursor position to the left |
|  | 20 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  |  |  |  | ICROCO | writes ' C ' correction; the display moves to the left |
|  | 21 | cursor/display shift |  |  |  |  |  |  |  |  |  | MICROCO | shifts the display and cursor to the right |
|  | 22 | cursor/display shift |  |  |  |  |  |  |  |  |  | MICROCO_ | shifts only the cursor to the right |
|  | 23 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  |  |  |  | ICROCOM_ | writes 'M' |
| क | 24 |  |  |  |  |  |  |  |  |  |  | । |  |
|  | 25 |  | h |  |  |  |  |  |  |  | 0 | PHILIPS M | returns both display and cursor to the original position (address 0 ) |



${ }_{\infty}$


g



| 0 | STEP | $1^{2} \mathrm{C}$ BYTE | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { D } \\ & \stackrel{0}{C} \\ & \stackrel{0}{N} \\ & \stackrel{0}{0} \end{aligned}$ | 24 | 'read data': $8 \times$ $\mathrm{SCL}+$ + master acknowledge; note 2        <br> DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack <br> 0 1 0 0 1 0 0 0 0 | PHILIPS | $8 \times$ SCL; code of letter ' H ' is read first; during master acknowledge code of ' $I$ ' is loaded into the $I^{2} \mathrm{C}$ interface |
|  | 25 | 'read data': $8 \times \mathrm{SCL}+$ no master acknowledge; note 2         <br> DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack <br> 0 1 0 0 1 0 0 1 1 | PHILIPS | no master acknowledge; after the content of the $\mathrm{I}^{2} \mathrm{C}$-bus interface register is shifted out no internal action is performed; no new data is loaded to the interface register, data register is not updated, address counter is not incremented and cursor is not shifted |
|  | 26 | $1^{2} \mathrm{C}$ stop | PHILIPS |  |

Notes

1. $X=$ don't care.
2. SDA is left at high-impedance by the microcontroller during the read acknowledge.
0002 Isnñn 8 8
Table 18 Initialization by instruction，8－bit interface（note 1）


## Note

1．$X=$ don＇t care
ज


LCD controllers/drivers

17 DEVICE PROTECTION DIAGRAM


## LCD controllers/drivers <br> PCF2119x-2

18 BONDING PAD LOCATIONS


LCD controllers/drivers


Fig. 37 Tray details.


Table 20 Dimensions for Fig. 37

| DIM. | DESCRIPTION | VALUE |
| :--- | :--- | :---: |
| A | pocket pitch, x direction | 10.16 mm |
| B | pocket pitch, y direction | 4.45 mm |
| C | pocket width, x direction | 7.74 mm |
| D | pocket width, y direction | 1.91 mm |
| E | tray width, x direction | 50.8 mm |
| F | tray width, y direction | 50.8 mm |
| x | number of pockets in x <br> direction | 4 |
| y | number of pockets in y <br> direction | 10 |

LCD controllers/drivers

Table 21 Bonding pad locations
Dimensions in $\mu \mathrm{m}$; all $\mathrm{x} / \mathrm{y}$ coordinates are referenced to centre of chip; see Fig. 36

| SYMBOL | PAD | x | y |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD1 }}$ | 1 | 745 | -274 |
| $V_{\text {DD1 }}$ | 2 | 745 | -204 |
| $\mathrm{V}_{\text {DD1 }}$ | 3 | 745 | -134 |
| $\mathrm{V}_{\text {DD1 }}$ | 4 | 745 | -64 |
| $\mathrm{V}_{\mathrm{DD} 1}$ | 5 | 745 | 6 |
| $\mathrm{V}_{\mathrm{DD} 1}$ | 6 | 745 | 76 |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 7 | 745 | 146 |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 8 | 745 | 216 |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 9 | 745 | 286 |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 10 | 745 | 356 |
| $\mathrm{V}_{\text {DD2 }}$ | 11 | 745 | 426 |
| $V_{\text {DD2 }}$ | 12 | 745 | 496 |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 13 | 745 | 566 |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 14 | 745 | 636 |
| $\mathrm{V}_{\text {DD3 }}$ | 15 | 745 | 706 |
| $V_{\text {DD3 }}$ | 16 | 745 | 776 |
| $V_{\text {DD3 }}$ | 17 | 745 | 846 |
| $\mathrm{V}_{\mathrm{DD} 3}$ | 18 | 745 | 916 |
| E | 19 | 745 | 986 |
| T1 | 20 | 745 | 1196 |
| T2 | 21 | 745 | 1406 |
| $\mathrm{V}_{\text {SS } 1}$ | 22 | 745 | 1616 |
| $\mathrm{V}_{\text {SS } 1}$ | 23 | 745 | 1686 |
| $\mathrm{V}_{\text {SS } 1}$ | 24 | 745 | 1756 |
| $\mathrm{V}_{\text {SS1 }}$ | 25 | 745 | 1826 |
| $\mathrm{V}_{\text {SS1 }}$ | 26 | 745 | 1896 |
| $\mathrm{V}_{\text {SS1 }}$ | 27 | 745 | 1966 |
| $\mathrm{V}_{\text {SS } 1}$ | 28 | 745 | 2036 |
| $\mathrm{V}_{\text {SS } 1}$ | 29 | 745 | 2106 |
| $\mathrm{V}_{\mathrm{SS} 2}$ | 30 | 745 | 2176 |
| $\mathrm{V}_{\text {SS2 }}$ | 31 | 745 | 2246 |
| $\mathrm{V}_{\text {SS2 }}$ | 32 | 745 | 2316 |
| $\mathrm{V}_{\text {SS2 }}$ | 33 | 745 | 2386 |
| $\mathrm{V}_{\text {SS2 }}$ | 34 | 745 | 2456 |
| $\mathrm{V}_{\text {SS2 }}$ | 35 | 745 | 2666 |
| $\mathrm{V}_{\text {LCDSENSE }}$ | 36 | 745 | 2736 |
| VLCD2 | 37 | 745 | 2806 |
| VLCD2 | 38 | 745 | 2876 |
| $\mathrm{V}_{\text {LCD2 }}$ | 39 | 745 | 2946 |
| V ${ }_{\text {LCD2 }}$ | 40 | 745 | 3016 |
| V ${ }_{\text {LCD2 }}$ | 41 | 745 | 3086 |
| VLCD2 | 42 | 745 | 3156 |
| $\mathrm{V}_{\text {LCD2 }}$ | 43 | 745 | 3226 |
| V ${ }_{\text {LCD1 }}$ | 44 | 745 | 3296 |
| $\mathrm{V}_{\text {LCD1 }}$ | 45 | 745 | 3366 |


| SYMBOL | PAD | x | y |
| :---: | :---: | :---: | :---: |
| VLCD1 | 46 | 745 | 3436 |
| VLCD1 | 47 | 745 | 3506 |
| VLCD1 | 48 | 745 | 3576 |
| VLCD1 | 49 | 745 | 3646 |
| Dummy (V) $\mathrm{V}_{\text {S } 1}$ ) | 50 | -745 | 3576 |
| R8 | 51 | - 745 | 3506 |
| R7 | 52 | -745 | 3436 |
| R6 | 53 | -745 | 3366 |
| R5 | 54 | - 745 | 3296 |
| R4 | 55 | -745 | 3226 |
| R3 | 56 | - 745 | 3156 |
| R2 | 57 | - 745 | 3086 |
| R1 | 58 | -745 | 3016 |
| R17 | 59 | - 745 | 2946 |
| C80 | 60 | - 745 | 2876 |
| C79 | 61 | - 745 | 2806 |
| C78 | 62 | - 745 | 2736 |
| C77 | 63 | - 745 | 2666 |
| C76 | 64 | - 745 | 2596 |
| C75 | 65 | - 745 | 2526 |
| C74 | 66 | -745 | 2456 |
| C73 | 67 | -745 | 2386 |
| C72 | 68 | - 745 | 2316 |
| C71 | 69 | - 745 | 2246 |
| C70 | 70 | -745 | 2176 |
| C69 | 71 | - 745 | 2106 |
| C68 | 72 | - 745 | 2036 |
| C67 | 73 | - 745 | 1966 |
| C66 | 74 | - 745 | 1896 |
| C65 | 75 | - 745 | 1756 |
| C64 | 76 | - 745 | 1686 |
| C63 | 77 | - 745 | 1616 |
| C62 | 78 | - 745 | 1546 |
| C61 | 79 | - 745 | 1476 |
| C60 | 80 | -745 | 1406 |
| C59 | 81 | - 745 | 1336 |
| C58 | 82 | - 745 | 1266 |
| C57 | 83 | - 745 | 1196 |
| C56 | 84 | -745 | 1126 |
| C55 | 85 | - 745 | 1056 |
| C54 | 86 | - 745 | 986 |
| C53 | 87 | -745 | 916 |
| C52 | 88 | -745 | 846 |
| C51 | 89 | - 745 | 776 |
| C50 | 90 | - 745 | 706 |

LCD controllers/drivers

| SYMBOL | PAD | x | y |
| :---: | :---: | :---: | :---: |
| C49 | 91 | - 745 | 636 |
| C48 | 92 | -745 | 566 |
| C47 | 93 | -745 | 496 |
| C46 | 94 | - 745 | 426 |
| C45 | 95 | -745 | 356 |
| C44 | 96 | -745 | 286 |
| C43 | 97 | -745 | 216 |
| C42 | 98 | - 745 | 146 |
| C41 | 99 | -745 | 76 |
| R17DUP | 100 | - 745 | 6 |
| C40 | 101 | - 745 | -64 |
| C39 | 102 | -745 | -134 |
| C38 | 103 | -745 | - 204 |
| C37 | 104 | -745 | -274 |
| C36 | 105 | -745 | -344 |
| C35 | 106 | -745 | -414 |
| C34 | 107 | - 745 | -484 |
| C33 | 108 | -745 | - 554 |
| C32 | 109 | - 745 | -624 |
| C31 | 110 | -745 | -694 |
| C30 | 111 | -745 | -764 |
| C29 | 112 | -745 | - 834 |
| C28 | 113 | -745 | -904 |
| C27 | 114 | - 745 | - 974 |
| C26 | 115 | - 745 | - 1044 |
| C25 | 116 | -745 | -1114 |
| C24 | 117 | - 745 | - 1184 |
| C23 | 118 | -745 | - 1254 |
| C22 | 119 | -745 | - 1324 |
| C21 | 120 | - 745 | - 1394 |
| C20 | 121 | -745 | - 1464 |
| C19 | 122 | -745 | -1534 |
| C18 | 123 | -745 | - 1604 |
| C17 | 124 | - 745 | - 1674 |
| C16 | 125 | - 745 | - 1744 |
| C15 | 126 | -745 | - 1884 |
| C14 | 127 | - 745 | - 1954 |
| C13 | 128 | - 745 | -2024 |
| C12 | 129 | -745 | -2094 |
| C11 | 130 | -745 | -2164 |
| C10 | 131 | -745 | -2234 |
| C9 | 132 | -745 | -2304 |
| C8 | 133 | -745 | - 2374 |
| C7 | 134 | -745 | -2444 |
| C6 | 135 | - 745 | - 2514 |
| C5 | 136 | -745 | - 2584 |
| C4 | 137 | -745 | - 2654 |
| C3 | 138 | -745 | -2724 |
| C2 | 139 | - 745 | -2794 |


| SYMBOL | PAD | $\mathbf{x}$ | $\mathbf{y}$ |
| :--- | :---: | :---: | :---: |
| C1 | 140 | -745 | -2864 |
| R18 | 141 | -745 | -2934 |
| R9 | 142 | -745 | -3004 |
| R10 | 143 | -745 | -3074 |
| R11 | 144 | -745 | -3144 |
| R12 | 145 | -745 | -3214 |
| R13 | 146 | -745 | -3284 |
| R14 | 147 | -745 | -3354 |
| R15 | 148 | -745 | -3424 |
| R16 | 149 | -745 | -3494 |
| Dummy (VSs1) | 150 | -745 | -3704 |
| SCL | 151 | 745 | -3704 |
| SCL | 152 | 745 | -3634 |
| T3 | 153 | 745 | -3494 |
| POR | 154 | 745 | -3424 |
| PD | 155 | 745 | -3214 |
| SDA | 156 | 745 | -3004 |
| SDA | 157 | 745 | -2934 |
| R/W | 158 | 745 | -2584 |
| RS | 159 | 745 | -2374 |
| DB0 | 160 | 745 | -2164 |
| DB1 | 161 | 745 | -1954 |
| DB2 | 162 | 745 | -1744 |
| DB3 / SA0 | 163 | 745 | -1534 |
| DB4 | 164 | 745 | -1324 |
| DB5 | 165 | 745 | -1114 |
| DB6 | 166 | 745 | -904 |
| DB7 | 167 | 745 | -694 |
| OSC | 168 | 745 | -484 |
| Rec. Pat. 1 | 169 | 745 | -2689 |
| Rec. Pat. 2 | 169 | 745 | 2561 |
| Rec. Pat. 3 | 169 | -745 | 3681 |
| Rec. Pat. 4 | 170 | -745 | -3599 |
|  |  |  |  |

Table 22 Bump size

| PARAMETER | VALUE | UNIT |
| :--- | :--- | :--- |
| Type | galvanic pure Au | - |
| Bump width | $50 \pm 6$ | $\mu \mathrm{~m}$ |
| Bump length | $90 \pm 6$ | $\mu \mathrm{~m}$ |
| Bump height | $17.5 \pm 5$ | $\mu \mathrm{~m}$ |
| Height difference in one die | $<2$ | $\mu \mathrm{~m}$ |
| Convex deformation | $<5$ | $\mu \mathrm{~m}$ |
| Pad size, aluminium | $62 \times 100$ | $\mu \mathrm{~m}$ |
| Passivation opening CBB | $36 \times 76$ | $\mu \mathrm{~m}$ |
| Wafer thickness | $380 \pm 25$ | $\mu \mathrm{~m}$ |

