

# MC68HC05P4A

## Data Sheet

**M68HC05  
Microcontrollers**

MC68HC05P4A  
Rev. 7.1  
9/2005

*freescale.com*





# MC68HC05P4A

## Data Sheet

---

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://www.freescale.com/>

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

### Revision History

Date	Revision Level	Description	Page Number(s)
May, 2002	7.0	Corrected World Wide Web address and qualification status	N/A
September, 2005	7.1	Updated to meet Freescale identity guidelines.	Throughout

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

© Freescale Semiconductor, Inc., 2005. All rights reserved.

MC68HC05P4A Data Sheet, Rev. 7.1



# List of Chapters

<b>Chapter 1 General Description</b> .....	<b>11</b>
<b>Chapter 2 Memory Map</b> .....	<b>17</b>
<b>Chapter 3 Central Processor Unit (CPU)</b> .....	<b>21</b>
<b>Chapter 4 Interrupts</b> .....	<b>23</b>
<b>Chapter 5 Resets</b> .....	<b>27</b>
<b>Chapter 6 Low-Power Modes</b> .....	<b>29</b>
<b>Chapter 7 Simple Serial Input/Output Port (SIOP)</b> .....	<b>31</b>
<b>Chapter 8 Timer</b> .....	<b>35</b>
<b>Chapter 9 Computer Operating Properly (COP)</b> .....	<b>41</b>
<b>Chapter 10 Self-Check Mode</b> .....	<b>43</b>
<b>Chapter 11 Instruction Set</b> .....	<b>45</b>
<b>Chapter 12 Electrical Specifications</b> .....	<b>59</b>
<b>Chapter 13 Mechanical Specifications</b> .....	<b>67</b>
<b>Chapter 14 Ordering Information</b> .....	<b>69</b>

---

## List of Chapters

# Table of Contents

## Chapter 1 General Description

1.1	Introduction .....	11
1.2	Features .....	11
1.3	Mask Options .....	12
1.4	MCU Structure .....	12
1.5	Pin Assignments .....	14
1.6	Signal Description .....	14
1.6.1	$V_{DD}$ and $V_{SS}$ .....	14
1.6.2	IRQ .....	14
1.6.3	OSC1 and OSC2 .....	14
1.6.4	$\overline{RESET}$ .....	15
1.6.5	TCMP .....	15
1.6.6	PA0–PA7 .....	15
1.6.7	SDO/PB5, SDI/PB6, and SCK/PB7 .....	15
1.6.8	PC0–PC7 .....	15
1.6.9	PD5 and TCAP/PD7 .....	16
1.7	Input/Output Programming .....	16

## Chapter 2 Memory Map

2.1	Introduction .....	17
2.2	ROM .....	20
2.3	ROM Security Feature .....	20
2.4	RAM .....	20

## Chapter 3 Central Processor Unit (CPU)

3.1	Introduction .....	21
3.2	Accumulator (A) .....	21
3.3	Index Register (X) .....	21
3.4	Condition Code Register (CCR) .....	21
3.4.1	H — Half Carry .....	21
3.4.2	I — Interrupt .....	21
3.4.3	N — Negative .....	21
3.4.4	Z — Zero .....	22
3.4.5	C — Carry/Borrow .....	22
3.5	Stack Pointer (SP) .....	22
3.6	Program Counter (PC) .....	22

## Chapter 4 Interrupts

4.1	Introduction	23
4.2	Hardware Controlled Interrupt Sequence	23
4.3	Timer Interrupt	25
4.4	External Interrupt	25
4.5	Optional External Interrupts (PA0–PA7)	26
4.6	Software Interrupt (SWI)	26

## Chapter 5 Resets

5.1	Introduction	27
5.2	Power-On Reset (POR)	27
5.3	RESET Pin	27
5.4	Computer Operating Properly (COP) Reset	27

## Chapter 6 Low-Power Modes

6.1	Introduction	29
6.2	Stop Mode	29
6.3	WAIT Instruction	29

## Chapter 7 Simple Serial Input/Output Port (SIOP)

7.1	Introduction	31
7.2	Signal Format	31
7.2.1	Serial Clock (SCK)	31
7.2.2	Serial Data Out (SDO)	32
7.2.3	Serial Data In (SDI)	32
7.3	SIOP Registers	32
7.3.1	SIOP Control Register	32
7.3.2	SIOP Status Register	33
7.3.3	SIOP Data Register	34

## Chapter 8 Timer

8.1	Introduction	35
8.2	Counter	36
8.3	Output Compare Register	36
8.4	Input Capture Register	37
8.5	Timer Control Register	37
8.6	Timer Status Register	38
8.7	Timer During Wait or Halt Mode	39
8.8	Timer During Stop Mode	39



## Chapter 9 Computer Operating Properly (COP)

9.1	Introduction .....	41
9.2	Resetting the COP .....	41
9.3	COP During Wait or Halt Mode .....	41
9.4	COP During Stop Mode .....	41

## Chapter 10 Self-Check Mode

10.1	Introduction .....	43
10.2	Functional Description .....	43

## Chapter 11 Instruction Set

11.1	Introduction .....	45
11.2	Addressing Modes .....	45
11.2.1	Inherent .....	45
11.2.2	Immediate .....	45
11.2.3	Direct .....	45
11.2.4	Extended .....	46
11.2.5	Indexed, No Offset .....	46
11.2.6	Indexed, 8-Bit Offset .....	46
11.2.7	Indexed, 16-Bit Offset .....	46
11.2.8	Relative .....	46
11.3	Instruction Types .....	47
11.3.1	Register/Memory Instructions .....	47
11.3.2	Read-Modify-Write Instructions .....	48
11.3.3	Jump/Branch Instructions .....	49
11.3.4	Bit Manipulation Instructions .....	50
11.3.5	Control Instructions .....	50
11.4	Instruction Set Summary .....	51
11.5	Opcode Map .....	56

## Chapter 12 Electrical Specifications

12.1	Introduction .....	59
12.2	Maximum Ratings .....	59
12.3	Operating Range .....	59
12.4	Thermal Characteristics .....	59
12.5	5.0-Volt DC Electrical Characteristics .....	60
12.6	3.3-Volt DC Electrical Characteristics .....	61
12.7	5.0-Volt SIOP Timing .....	62
12.8	3.3-Volt SIOP Timing .....	62
12.9	5.0-Volt Control Timing .....	63
12.10	3.3-Volt Control Timing .....	64

**Chapter 13**  
**Mechanical Specifications**

13.1	Introduction .....	67
13.2	28-Pin Plastic Dual In-Line Package (Case 710-02) .....	67
13.3	28-Pin Small Outline Integrated Circuit Package (Case 751F-04).....	68

**Chapter 14**  
**Ordering Information**

14.1	Introduction .....	69
14.2	MCU Ordering Forms .....	69
14.3	Application Program Media .....	69
14.4	ROM Program Verification .....	70
14.5	ROM Verification Units (RVUs) .....	70

# Chapter 1

## General Description

### 1.1 Introduction

The MC68HC05P4A is a 28-pin MCU (microcontroller unit) based on the MC68HC05P4. The memory map includes 4160 bytes of user ROM and 176 bytes of RAM. The MCU has two 8-bit input/output (I/O) ports, A and C. Port B has three I/O pins and port D has two pins, one that is I/O and the other input only. The MC68HC05P4A includes a simple serial I/O peripheral (SIOP) and an on-chip mask programmable computer operating properly (COP) watchdog circuit.

### 1.2 Features

Features of the MC68HC05P4A include:

- Low cost
- HC05 core
- 28-pin package
- On-chip oscillator with RC (resistor capacitor) or crystal/ceramic resonator mask options
- 4160 bytes of user read-only memory (ROM), including 16 user vector locations
- ROM security feature<sup>(1)</sup>
- 176 bytes of on-chip random-access memory (RAM)
- 16-bit timer
- 20 bidirectional input/output (I/O) lines, one input-only line
- Mask programmable keyscan (pullups and interrupt) on eight port pins (PA0–PA7)
- Two port pins with high current drive capability
- User mode
- Self-check mode
- Power-saving stop and wait modes
- Edge-sensitive or edge- and level-sensitive interrupt trigger mask option
- Simple serial I/O port
- Mask option selectable computer operating properly (COP) watchdog timer

---

1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the ROM difficult for unauthorized users.

## 1.3 Mask Options

The MC68HC05P4A has 13 mask options:

- CLOCK, RC or crystal
- $\overline{\text{IRQ}}$ , edge-sensitive only or edge- and level-sensitive
- SLOP, most significant bit (MSB) or least significant bit (LSB) first
- COP watchdog timer, enable/disable
- Keyscan pullups and interrupts on port A, enable/disable by pin
- STOP instruction

All mask options and the user ROM are programmed on the 01 layer in fabrication.

**NOTE**

*Negative true signals like  $\overline{\text{RESET}}$  and  $\overline{\text{IRQ}}$  will be denoted with an overline.*

## 1.4 MCU Structure

Figure 1-1 shows the structure of the MC68HC05P4A.




Figure 1-1. Block Diagram

## 1.5 Pin Assignments

The MC68HC05P4A pin assignments are shown in [Figure 1-2](#).




Figure 1-2. Pin Assignments

## 1.6 Signal Description

The following paragraphs provide a description of the signals.

### 1.6.1 V<sub>DD</sub> and V<sub>SS</sub>

Power is supplied to the microcontroller through V<sub>DD</sub> and V<sub>SS</sub>. V<sub>DD</sub> is the power supply and V<sub>SS</sub> is ground.

### 1.6.2 IRQ

This pin has a mask option that provides two different choices of interrupt triggering sensitivity. The IRQ pin contains an internal Schmitt trigger as part of its input to improve noise immunity. Refer to [Chapter 3 Central Processor Unit \(CPU\)](#) for more detail.

### 1.6.3 OSC1 and OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal connects to these pins and provides a system clock. A mask option selects either a crystal/ceramic resonator or a resistor/capacitor as the frequency determining element. The oscillator frequency is two times the internal bus rate.

### 1.6.4 $\overline{\text{RESET}}$


This active low pin is used to reset the MCU to a known startup state by pulling  $\overline{\text{RESET}}$  low. The  $\overline{\text{RESET}}$  pin contains an internal Schmitt trigger as part of its input to improve noise immunity.

### 1.6.5 TCMP

This pin provides an output for the output compare feature of the on-chip timer system.

### 1.6.6 PA0–PA7

Port A is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The port A data register is at \$0000, and the data direction register is at \$0004. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a data direction register (DDR) bit sets the corresponding port bit to output mode. Port A has mask option enabled pullup devices and interrupt capability by pin. For a detailed description of I/O programming, refer to [1.7 Input/Output Programming](#).



**Figure 1-3. Port A Pullup Option**

### 1.6.7 SDO/PB5, SDI/PB6, and SCK/PB7

Port B is a 3-bit bidirectional port. These pins are shared with the SIOP subsystem. Refer to [Chapter 7 Simple Serial Input/Output Port \(SIOP\)](#) for a detailed description of the SIOP. The address of the port B data register is \$0001, and the data direction register is at address \$0005. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to output mode.

### 1.6.8 PC0–PC7

Port C is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The address of the port C data register is \$0002, and the DDR is at address \$0006. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to output mode. Two of the port C pins, PC0 and PC1, have a higher current drive capability. See [Chapter 12 Electrical Specifications](#).

### 1.6.9 PD5 and TCAP/PD7

Port D is a 2-bit port. PD5 is I/O and TCAP/PD7 is input-only shared with the timer input capture. The address of the port D data register is \$0003, and the data direction register is at address \$0007. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to output mode. The TCAP/PD7 pin controls the input capture feature for the on-chip programmable timer. This pin can be read at any time even if the TCAP function is enabled.

## 1.7 Input/Output Programming


Port pins may be programmed as inputs or outputs under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each I/O port has an associated DDR. Any I/O port pin is configured as an output if its corresponding DDR bit is set to a logic 1. A pin is configured as an input if its corresponding DDR bit is cleared to a logic 0.

At power-on or reset, all DDRs are cleared, which configures all pins as inputs. The data direction registers are capable of being written to or read by the processor. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin. For further information, see [Table 1-1](#) and [Figure 1-4](#).

**Table 1-1. I/O Pin Functions**

R/ $\bar{W}$ (1)	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

1. R/ $\bar{W}$  is an internal signal.




**Figure 1-4. I/O Circuitry**



# Chapter 2 Memory Map

## 2.1 Introduction

The MC68HC05P4A has an 8-Kbyte memory map, consisting of user read-only memory (ROM), user random-access memory (RAM), self-check ROM, and input/output (I/O). See [Figure 2-1](#) and [Figure 2-2](#).



**Figure 2-1. Memory Map**

## Memory Map

Addr.	Register Name	Bit 7	6	5	4	3	2	1	Bit 0	
\$0000	Port A Data Register (PORTA)	Read:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
		Write:								
		Reset:	Unaffected by reset							
\$0001	Port B Data Register (PORTB)	Read:	PB7	PB6	PB5	0	0	0	0	0
		Write:								
		Reset:	Unaffected by reset							
\$0002	Port C Data Register (PORTC)	Read:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
		Write:								
		Reset:	Unaffected by reset							
\$0003	Port D Data Register (PORTD)	Read:	PD7	0	PD5	1	0	0	0	0
		Write:								
		Reset:	Unaffected by reset							
\$0004	Port A Data Direction (DDRA)	Read:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0005	Port B Data Direction (DDRB)	Read:	DDRB7	DDRB6	DDRB5	1	1	1	1	1
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0006	Port C Data Direction (DDRC)	Read:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0007	Port D Data Direction (DDRD)	Read:	0	0	DDRD5	0	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0008	Unimplemented									
\$0009	Unimplemented									
\$000A	SIOP Control Register (SCR)	Read:	0	SPE	0	MSTR	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000B	SIOP Status Register (SSR)	Read:	SPIF	DCOL	0	0	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000C	SIOP Data Register (SDR)	Read:	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		Write:								
		Reset:	Unaffected by reset							
\$000D	Unimplemented									
\$000E	Unimplemented									
\$000F	Unimplemented									

= Unimplemented   
 U = Unaffected   
 X = Indeterminate

**Figure 2-2. I/O Registers for the MC68HC05P4A (Sheet 1 of 2)**

Addr.	Register Name	Bit 7	6	5	4	3	2	1	Bit 0	
\$0010	Unimplemented									
\$0011	Unimplemented									
\$0012	Timer Control Register (TCR)	Read:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0013	Timer Status Register (TSR)	Read:	ICF	OCF	TOF	0	0	0	0	0
		Write:								
		Reset:	U	U	U	0	0	0	0	0
\$0014	Input Capture MSB (ICRH)	Read:	ICRH7	ICRH6	ICRH5	ICRH4	ICRH3	ICRH2	ICRH1	ICRH0
		Write:								
		Reset:	Unaffected by reset							
\$0015	Input Capture LSB (ICRL)	Read:	ICRL7	ICRL6	ICRL5	ICRL4	ICRL3	ICRL2	ICRL1	ICRL0
		Write:								
		Reset:	Unaffected by reset							
\$0016	Output Compare MSB (OCRH)	Read:	OCRH7	OCRH6	OCRH5	OCRH4	OCRH3	OCRH2	OCRH1	OCRH0
		Write:								
		Reset:	Unaffected by reset							
\$0017	Output Compare LSB (OCRL)	Read:	OCRL7	OCRL6	OCRL5	OCRL4	OCRL3	OCRL2	OCRL1	OCRL0
		Write:								
		Reset:	Unaffected by reset							
\$0018	Counter MSB (CRH)	Read:	CRH7	CRH6	CRH5	CRH4	CRH3	CRH2	CRH1	CRH0
		Write:								
		Reset:	Unaffected by reset							
\$0019	Counter LSB (CRL)	Read:	CRL7	CRL6	CRL5	CRL4	CRL3	CRL2	CRL1	CRL0
		Write:								
		Reset:	Unaffected by reset							
\$001A	Dual Timer MSB (DTMH) Counter Alternate Register	Read:	DTMH7	DTMH6	DTMH5	DTMH4	DTMH3	DTMH2	DTMH1	DTMH0
		Write:								
		Reset:	Unaffected by reset							
\$001B	Dual Timer LSB (DTML) Counter Alternate Register	Read:	DTML7	DTML6	DTML5	DTML4	DTML3	DTML2	DTML1	DTML0
		Write:								
		Reset:	Unaffected by reset							
\$001C	Unimplemented									
\$001D	Unimplemented									
\$001E	Unimplemented									
\$001F	Reserved	R	R	R	R	R	R	R	R	

= Unimplemented    U = Unaffected    X = Indeterminate

Figure 2-2. I/O Registers for the MC68HC05P4A (Sheet 2 of 2)

## 2.2 ROM

The user ROM consists of 48 bytes of page zero ROM from \$0020 to \$004F, 4096 bytes of ROM from \$0100 to \$10FF, and 16 bytes of user vectors from \$1FF0 to \$1FFF. The self-check ROM and vectors are located from \$1F00 to \$1FEF.

## 2.3 ROM Security Feature

A security feature<sup>(1)</sup> has been incorporated into the MC68HC05P4A to help prevent external reading of code in the ROM. Placing unique customer code at ROM locations \$0028–\$002F aids in keeping customer developed software proprietary.

## 2.4 RAM

The user RAM consists of 176 bytes of a shared stack area. The stack begins at address \$00FF. The stack pointer can access 64 bytes of RAM in the range \$00FF to \$00C0.

### **NOTE**

*Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.*

---

1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the ROM difficult for unauthorized users.

# Chapter 3


## Central Processor Unit (CPU)

### 3.1 Introduction

This section describes the five CPU registers. CPU registers are not part of the memory map.


### 3.2 Accumulator (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




### 3.3 Index Register (X)

The index register is an 8-bit register used for the indexed addressing value to create an effective address. The index register also may be used as a temporary storage area.



### 3.4 Condition Code Register (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed, and the fifth bit indicates whether interrupts are masked. These bits can be tested individually by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



#### 3.4.1 H — Half Carry

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### 3.4.2 I — Interrupt

When this bit is set, timer and external interrupts are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

#### 3.4.3 N — Negative

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.



# Chapter 4

## Interrupts

### 4.1 Introduction

The MCU can be interrupted four different ways:

- Two maskable hardware interrupts,  $\overline{\text{IRQ}}$  and timer
- Non-maskable software interrupt instruction (SWI)
- Optional external asynchronous interrupt on each port A pin (enabled by pullup mask option)

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The return to interrupt (RTI) instruction causes the register contents to be recovered from the stack and normal processing to resume.

Unlike  $\overline{\text{RESET}}$ , hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

#### **NOTE**

*The current instruction is the one already fetched and being operated on.*

When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (CCR I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state.


Table 4-1 lists vector addresses for all interrupts including reset.

**Table 4-1. Vector Address for Interrupts and Reset**

Register	Flag Name	Interrupts	CPU Interrupt	Vector Address
N/A	N/A	Reset	RESET	\$1FFE-\$1FFF
N/A	N/A	Software	SWI	\$1FFC-\$1FFD
N/A	N/A	External interrupt	IRQ	\$1FFA-\$1FFB
TSR	ICF	Timer input capture	TIMER	\$1FF8-\$1FF9
TSR	OCF	Timer output capture	TIMER	\$1FF8-\$1FF9
TSR	TOF	Timer overflow	TIMER	\$1FF8-\$1FF9

### 4.2 Hardware Controlled Interrupt Sequence

$\overline{\text{RESET}}$ , STOP, and WAIT are not interrupts in the strictest sense. However, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 4-1 and for STOP and WAIT in Figure 6-1. STOP/WAIT Flowchart.



**Figure 4-1. Hardware Interrupt Flowchart**

A discussion is provided here.

1.  $\overline{\text{RESET}}$  — A low input on the  $\overline{\text{RESET}}$  input pin causes the program to vector to its starting address, which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register also is set. Much of the MCU is configured to a known state during this type of reset as described in [Chapter 5 Resets](#).
2. STOP — The STOP instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt ( $\overline{\text{IRQ}}$ ) or reset occurs.




3. WAIT or HALT — The WAIT or HALT instruction causes all processor clocks to stop, but leaves the timer clock running. This rest state of the processor can be cleared by reset, an external interrupt ( $\overline{\text{IRQ}}$ ), or timer interrupt. These individual interrupts have no special wait vectors. See [6.3 WAIT Instruction](#).

### 4.3 Timer Interrupt

Three different timer interrupt flags cause a timer interrupt when they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Any of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$1FF8 and \$1FF9.

### 4.4 External Interrupt

The  $\overline{\text{IRQ}}$  pin drives an asynchronous interrupt to the CPU. An edge detector flip-flop is latched on the falling edge of  $\overline{\text{IRQ}}$ . If either the output from the internal edge detector flip-flops or the level on the  $\overline{\text{IRQ}}$  pin is low, a request is synchronized to the CPU to generate the IRQ interrupt. If the edge-sensitive only mask option is selected, the output of the internal edge detector flip-flop is sampled and the input level on the  $\overline{\text{IRQ}}$  pin is ignored. The interrupt service routine address is specified by the contents of memory locations \$1FFA and \$1FFB. A block diagram of the IRQ function is shown in [Figure 4-2](#).



**Figure 4-2. IRQ Function Block Diagram**

#### NOTE

*The internal interrupt latch is cleared nine PH2 clock cycles after the interrupt is recognized (after location \$1FFA is read). Therefore, another external interrupt pulse can be latched during the IRQ service routine.*

*When the edge- and level-sensitive mask option is selected, the voltage applied to the  $\overline{\text{IRQ}}$  pin must return to the high state before the RTI instruction in the interrupt service routine is executed to avoid the processor re-entering the IRQ service routine.*

## Interrupts

The  $\overline{\text{IRQ}}$  pin is one source of an IRQ interrupt and a mask option can also enable the port A pins (PA0–PA7) to act as other IRQ interrupt sources. These sources are all combined into a single ORing function to be latched by the IRQ latch.

Any enabled IRQ interrupt source sets the IRQ latch on the falling edge of the  $\overline{\text{IRQ}}$  pin or a port A pin if port A interrupts have been enabled. If edge-only sensitivity is chosen by a mask option, only the IRQ latch output can activate a request to the CPU to generate the IRQ interrupt sequence. This makes the IRQ interrupt sensitive to:

1. Falling edge on the  $\overline{\text{IRQ}}$  pin with all enabled port A interrupt pins at a high level
2. Falling edge on any enabled port A interrupt pin with all other enabled port A interrupt pins and the  $\overline{\text{IRQ}}$  pin at a high level

If level sensitivity is chosen, the active high state of the IRQ input can also activate an IRQ request to the CPU to generate the IRQ interrupt sequence. This makes the IRQ interrupt sensitive to:

1. Low level on the  $\overline{\text{IRQ}}$  pin
2. Falling edge on the  $\overline{\text{IRQ}}$  pin with all enabled port A interrupt pins at a high level
3. Low level on any enabled port A interrupt pin
4. Falling edge on any enabled port A interrupt pin with all enabled port A interrupt pins on the  $\overline{\text{IRQ}}$  pin at a high level

This interrupt is serviced by the interrupt service routine located at the address specified by the contents of \$1FFA and \$1FFB. The IRQ latch is automatically cleared by entering the interrupt service routine.

### 4.5 Optional External Interrupts (PA0–PA7)

The IRQ interrupt can be triggered by the inputs on the PA0–PA7 port pins if enabled by individual mask options. With pullup enabled, each port A pin can activate the IRQ interrupt function and the interrupt operation will be the same as for inputs to the  $\overline{\text{IRQ}}$  pin. Once enabled by mask option, each individual port A pin can be disabled as an interrupt source if its corresponding DDR bit is configured for output mode.

#### **NOTE**

*The BIH and BIL instructions apply to the output of the logic OR function of the enabled PA0–PA7 interrupt pins and the  $\overline{\text{IRQ}}$  pin. The BIH and BIL instructions do not exclusively test the state of the  $\overline{\text{IRQ}}$  pin.*

*If enabled, the PA0–PA7 pins will cause an IRQ interrupt only if these individual pins are configured as inputs.*

### 4.6 Software Interrupt (SWI)

The SWI is an executable instruction and a non-maskable interrupt. It is executed regardless of the state of the I bit in the CCR. If the I bit is 0 (interrupts enabled), SWI executes after interrupts which were pending when the SWI was fetched but before interrupts generated after the SWI was fetched. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

# Chapter 5

## Resets

### 5.1 Introduction

The MCU can be reset three ways:

1. Initial power-on reset function
2. Active low input to the  $\overline{\text{RESET}}$  pin
3. Computer operating properly (COP) watchdog timer timeout

### 5.2 Power-On Reset (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage.

There is a 4064 internal processor clock cycle ( $t_{\text{cyc}}$ ) oscillator stabilization delay after the oscillator becomes active. If the  $\overline{\text{RESET}}$  pin is low at the end of this 4064-cycle delay, the MCU will remain in the reset condition until  $\overline{\text{RESET}}$  goes high.

### 5.3 $\overline{\text{RESET}}$ Pin

The MCU is reset when a logic 0 is applied to the  $\overline{\text{RESET}}$  input for a period of one and one-half machine cycles ( $t_{\text{cyc}}$ ).


### 5.4 Computer Operating Properly (COP) Reset

The MCU contains a watchdog timer that automatically times out if not reset (cleared) within a specific time by a program reset sequence. If the COP watchdog timer is allowed to time out, an internal reset is generated to reset the MCU. Because the internal  $\overline{\text{RESET}}$  signal is used, the MCU comes out of a COP reset in the same operating mode it was in when the COP timeout was generated.

The COP reset function is enabled or disabled by a mask option.


Refer to [Chapter 9 Computer Operating Properly \(COP\)](#) for more information on the COP.

## Resets



### NOTES:

1. Internal timing signal and bus information are not available externally.
2. OSC1 line is not meant to represent frequency. It is only used to represent time.
3. The next rising edge of the internal processor clock following the rising edge of  $\overline{\text{RESET}}$  initiates the reset sequence.



**Figure 5-1. Power-On Reset and  $\overline{\text{RESET}}$**

# Chapter 6

## Low-Power Modes

### 6.1 Introduction

The MC68HC05P4A is capable of running in a low-power mode in each of its configurations. The WAIT and STOP instructions provide two modes that reduce the power required for the MCU by stopping various internal clocks and/or the on-chip oscillator. The STOP and WAIT instructions are not normally used if the computer operating properly (COP) watchdog timer is enabled. The flow of the stop and wait modes is shown in [Figure 6-1](#).

### 6.2 Stop Mode

Execution of the STOP instruction places the MCU in its lowest power consumption mode. In stop mode, the internal oscillator is turned off, halting *all* internal processing, including the COP watchdog timer. Execution of the STOP instruction automatically clears the I bit in the condition code register so that the  $\overline{\text{IRQ}}$  external interrupt is enabled. All other registers and memory remain unaltered. All input/output lines remain unchanged.

The MCU can be brought out of stop mode only by an  $\overline{\text{IRQ}}$  external interrupt or an externally generated  $\overline{\text{RESET}}$ . When exiting the stop mode, the internal oscillator will resume after a 4064 PH2 clock cycle oscillator stabilization delay.

### 6.3 WAIT Instruction

The WAIT instruction places the MCU in a low-power mode, which consumes more power than stop mode. In wait mode, the PH2 clock is halted, suspending all processor and internal bus activity. Internal timer clocks remain active, permitting interrupts to be generated from the 16-bit timer and reset to be generated from the COP watchdog timer. Execution of the WAIT instruction automatically clears the I bit in the condition code register enabling the  $\overline{\text{IRQ}}$  external interrupt. All other registers, memory, and input/output lines remain in their previous state.

If the 16-bit timer interrupt is enabled, it will cause the processor to exit wait mode and resume normal operation. The 16-bit timer may be used to generate a periodic exit from wait mode. The wait mode may also be exited when an  $\overline{\text{IRQ}}$  external interrupt or  $\overline{\text{RESET}}$  occurs.




Figure 6-1. STOP/WAIT Flowchart

# Chapter 7

## Simple Serial Input/Output Port (SIOP)

### 7.1 Introduction

This device includes a simple synchronous serial input/output (SIOP) port. The SIOP is a 3-wire master/slave system including serial clock (SCK), serial data input (SDI), and serial data output (SDO). A mask programmable option determines whether the SIOP is most significant bit (MSB) or least significant bit (LSB) first.




Figure 7-1. SIOP Block Diagram

### 7.2 Signal Format

The SIOP signal format is described here.

#### 7.2.1 Serial Clock (SCK)

The state of SCK between transmissions must be logic 1. The first falling edge of SCK signals the beginning of a transmission. At this time, the first bit of received data is accepted at the SDI pin and the first bit of transmitted data is presented at the SDO pin. Data is captured at the SDI pin on the rising edge of SCK. Subsequent falling edges shift the data and accept or present the next bit. The transmission is ended upon the eighth rising edge of SCK. The maximum frequency of SCK in slave mode is equal to E (bus clock) divided by four. That is, for a 4-MHz oscillator input, E becomes 2 MHz and the maximum SCK frequency is 0.5 MHz. There is no minimum SCK frequency.

In master mode, the format is identical except that the SCK pin is an output and the shift clock now originates internally. The master mode transmission frequency is fixed at E/4.

### 7.2.2 Serial Data Out (SDO)

A mask programmable option will be included to allow data to be transmitted in either MSB first format or LSB first format. In either case, the state of the SDO pin always will reflect the value of the first bit received on the previous transmission if there was one. Prior to enabling the SIOP, PB5 can be initialized to determine the beginning state if necessary. While the SIOP is enabled, PB5 can not be used as a standard output since that pin is coupled to the last stage of the serial shift register. On the first falling edge of SCK, the first data bit to be shifted out is presented to the output pin.

### 7.2.3 Serial Data In (SDI)

The SDI pin becomes an input as soon as the SIOP is enabled. New data may be presented to the SDI pin on the falling edge of SCK. Valid data must be present at least 100 ns before the rising edge of the clock and remain valid for 100 ns after the edge.




Figure 7-2. Serial I/O Port Timing

## 7.3 SIOP Registers

The SIOP registers are described here.

### 7.3.1 SIOP Control Register

This register is located at address \$000A and contains two bits.

Address: \$000A

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	SPE	0	MSTR	0	0	0	0
Write:								
Reset:	0	0	0	0	0	0	0	0


 = Unimplemented

Figure 7-3. SIOP Control Register (SCR)

#### SPE — Serial Peripheral Enable Bit

When set, this bit enables the serial I/O port and initializes the port B DDR such that PB5 (SDO) is output, PB6 (SDI) is input, and PB7 (SCK) is input (slave mode only). The port B DDR can be altered subsequently as the application requires and the port B data register (except for PB5) can be manipulated as usual. However, these actions could affect the transmitted or received data. When SPE is cleared, port B reverts to standard parallel I/O without affecting the port B data register or DDR. SPE is readable and writable any time but clearing SPE while a transmission is in progress will abort the transmission, reset the bit counter, and return port B to its normal I/O function. Reset clears this bit.



### MSTR — Master Mode Bit

When set, this bit configures the SIOPI for master mode. This means that the transmission is initiated by a write to the data register and the SCK pin becomes an output providing a synchronous data clock at a fixed rate of  $E$  (bus clock) divided by four. While the device is in master mode, the SDO and SDI pins do not change function. These pins behave exactly as they would in slave mode. Reset clears this bit and configures the SIOPI for slave operation. MSTR may be set at any time regardless of the state of SPE. Clearing MSTR will abort any transmission in progress.

### 7.3.2 SIOPI Status Register

This register is located at address \$000B and contains only two bits.

Address: \$000B

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	SPIF	DCOL	0	0	0	0	0	0
Write:								
Reset:	0	0	0	0	0	0	0	0


 = Unimplemented

Figure 7-4. SIOPI Status Register (SSR)

### SPIF — Serial Peripheral Interface Flag Bit

This bit is set upon occurrence of the last rising clock edge and indicates that a data transfer has taken place. It has no effect on any further transmissions and can be ignored without problem. SPIF is cleared by reading the SSR with SPIF set followed by a read or write of the serial data register. If it is cleared before the last edge of the next byte, it will be set again. Reset clears this bit.

### DCOL — Data Collision Bit


This is a read-only status bit which indicates that an invalid access to the data register has been made. This can occur any time after the first falling edge of SCK and before SPIF is set. A read or write of the data register during this time will result in invalid data being transmitted or received.

#### NOTE

*DCOL is cleared by reading the status register with SPIF set followed by a read or write of the data register. If the last part of the clearing sequence is done after another transmission has been started, DCOL will be set again. If the DCOL bit is set and the SPIF is not set, clearing the DCOL requires turning the SIOPI off then turning it back on. Reset also clears this bit.*

### 7.3.3 SIOP Data Register

This register is located at address \$000C and is both the transmit and receive data register. This system is not double buffered and any write to this register will destroy the previous contents. The SDR can be read at any time, but if a transmission is in progress the results may be ambiguous. Writes to the SDR while a transmission is in progress can cause invalid data to be transmitted and/or received. This register can be read and written only when the SIOP is enabled (SPE = 1).



**Figure 7-5. SIOP Data Register (SDR)**



**NOTE**

*The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.*

## 8.2 Counter

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18–\$19 (counter register) or \$1A–\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19, \$1B) receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB also must be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: A read of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins running after the oscillator startup delay. Because the free-running counter is 16 bits preceded by a fixed divided-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

## 8.3 Output Compare Register

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are compared with the contents of the free-running counter continually, and if a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set.

After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The

free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

## 8.4 Input Capture Register

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register (\$14) MSB, the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

## 8.5 Timer Control Register

The timer control register (TCR) is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

Address:	\$0012							
	Bit 7	6	5	4	3	2	1	Bit 0
Read:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
Write:								
Reset:	0	0	0	0	0	0	0	0
	<div style="border: 1px solid black; width: 20px; height: 10px; display: inline-block;"></div> = Unimplemented							

**Figure 8-2. Timer Control Register (TCR)**

### ICIE — Input Capture Interrupt Enable Bit

- 1 = Interrupt enabled
- 0 = Interrupt disabled

### OCIE — Output Compare Interrupt Enable Bit

- 1 = Interrupt enabled
- 0 = Interrupt disabled

## Timer

### TOIE — Timer Overflow Interrupt Enable Bit

- 1 = Interrupt enabled
- 0 = Interrupt disabled

### IEDG — Input Edge Bit

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register. Reset does not affect the IEDG bit.

- 1 = Positive edge
- 0 = Negative edge

### OLVL — Output Level Bit

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin.

- 1 = High output
- 0 = Low output

### Bits 2, 3, and 4 — Not used


Always read 0

## 8.6 Timer Status Register

The timer status register (TSR) is a read-only register containing three status flag bits.

Address: \$0013

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	ICF	OCF	TOF	0	0	0	0	0
Write:								
Reset:	U	U	U	0	0	0	0	0

 = Unimplemented

**Figure 8-3. Timer Status Register (TSR)**

### ICF — Input Capture Flag Bit

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

### OCF — Output Compare Flag Bit

- 1 = Flag set when output compare register contents match the free-running counter contents
- 0 = Flag cleared when TSR and output compare low register (\$17) are accessed

### TOF — Timer Overflow Flag Bit

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed

### Bits 0–4 — Not used

Always read 0

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

1. The timer status register is read or written when TOF is set, and
2. The LSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

## 8.7 Timer During Wait or Halt Mode

The CPU clock halts during the wait or halt mode, but the timer remains active. If interrupts are enabled, a timer interrupt will cause the processor to exit the wait mode.

## 8.8 Timer During Stop Mode

In stop mode, the timer stops counting and holds the last count value if stop is exited by an interrupt. If  $\overline{\text{RESET}}$  is used, the counter is forced to \$FFFC. During stop, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags to wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during stop mode. If  $\overline{\text{RESET}}$  is used to exit stop mode, then no input capture flag or data remains, even if a valid input capture edge occurred.





# Chapter 9

## Computer Operating Properly (COP)

### 9.1 Introduction

This device includes a watchdog computer operating properly (COP) feature as a mask option. The COP is implemented with an 18-bit ripple counter. This provides a timeout period of 64 milliseconds at a bus rate of 2 MHz. If the COP should time out, a system reset will occur and the device will be re-initialized in the same fashion as a power-on reset (POR) or external reset.

### 9.2 Resetting the COP

Preventing a COP reset is done by writing a 0 to the COPR bit. This action will reset the counter and begin the timeout period again. The COPR bit is bit 0 of address \$1FF0. A read of address \$1FF0 will access the user-defined ROM data at that location.

### 9.3 COP During Wait or Halt Mode

The COP will continue to operate normally during wait or halt mode. The software should pull the device out of wait or halt mode periodically and reset the COP by writing a logic 0 to the COPR bit to prevent a COP reset.

### 9.4 COP During Stop Mode

Stop mode disables the oscillator circuit and thereby turns the clock off for the entire device. The COP counter will be reset when stop mode is entered. If a reset is used to exit stop mode, the COP counter will be reset after the 4064 cycles of delay after stop mode. If an IRQ is used to exit stop mode, the COP counter will not be reset after the 4064-cycle delay and will have that many cycles already counted when control is returned to the program.

**NOTE**

*Halt mode is not intended for normal use. This feature is provided to keep the COP watchdog timer active in the event a STOP instruction is inadvertently executed.*



# Chapter 10

## Self-Check Mode

### 10.1 Introduction

The self-check program resides at mask ROM (read-only memory) locations \$1F00 to \$1FEF. This program is designed to check the part's functionality with a minimum of support hardware. The computer operating properly (COP) subsystem is disabled in the self-check mode so that routines that feed the COP do not exist in the self-check program.

### 10.2 Functional Description

The self-check mode is entered on the rising edge of  $\overline{\text{RESET}}$  if the  $\overline{\text{IRQ}}$  pin is driven to double the supply voltage and the TCAP/PD7 pin is at logic 1.  $\overline{\text{RESET}}$  must be held low for 4064 cycles after power-on reset (POR) or for a time,  $t_{\text{RL}}$ , for any other reset. After reset, the input/output (I/O), random-access memory (RAM), ROM, timer, simple serial input/output port (SIOP), and interrupts are tested. Self-check results (using light-emitting diodes (LEDs) as monitors) are shown in [Table 10-1](#). It is not recommended that the user code use any of the self-check code. The self-check code is subject to change at any time to improve testability or manufacturability.

[Figure 10-1](#) illustrates a self-check circuit.

**Table 10-1. Self-Check Results**

PC2	PC1	PC0	Remarks
0	0	1	Bad I/O
0	1	0	Bad RAM
0	1	1	Bad timer
1	0	0	Bad ROM
1	0	1	Bad serial
1	1	0	Bad interrupt
Flashing			Good device
All others			Bad device

Note:

0 indicates LED is on; 1 indicates LED is off.



# Chapter 11

## Instruction Set

### 11.1 Introduction

This section describes the M68HC05P4A addressing modes and instruction types.

### 11.2 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes define the manner in which the CPU finds the data required to execute an instruction. The addressing modes are:

1. Inherent
2. Immediate
3. Direct
4. Extended
5. Indexed, no offset
6. Indexed, 8-bit offset
7. Indexed, 16-bit offset
8. Relative

#### 11.2.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no memory address and are one byte long.

#### 11.2.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no memory address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

#### 11.2.3 Direct

Direct instructions can access any of the first 256 memory addresses with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address. BRSET and BRCLR are 3-byte instructions that use direct addressing to access the operand and relative addressing to specify a branch destination.

### 11.2.4 Extended

Extended instructions use only three bytes to access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Freescale assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

### 11.2.5 Indexed, No Offset

Indexed instructions with no offset are one-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the conditional address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

### 11.2.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the conditional address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the *k*th element in an *n*-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The *k* value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

### 11.2.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the conditional address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset. These instructions can address any location in memory.

Indexed, 16-bit offset instructions are useful for selecting the *k*th element in an *n*-element table anywhere in memory.

As with direct and extended addressing the Freescale assembler determines the shortest form of indexed addressing.

### 11.2.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the conditional branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Freescale assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

## 11.3 Instruction Types

The MCU instructions fall into five categories:

1. Register/memory instructions
2. Read-modify-write instructions
3. Jump/branch instructions
4. Bit manipulation instructions
5. Control instructions

### 11.3.1 Register/Memory Instructions

Most of these instructions use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory. [Table 11-1](#) lists the register/memory instructions.

**Table 11-1. Register/Memory Instructions**

Instruction	Mnemonic
Add memory byte and carry bit to accumulator	ADC
Add memory byte to accumulator	ADD
AND memory byte with accumulator	AND
Bit test accumulator	BIT
Compare accumulator	CMP
Compare index register with memory byte	CPX
EXCLUSIVE OR accumulator with memory byte	EOR
Load accumulator with memory byte	LDA
Load index register with memory byte	LDX
Multiply	MUL
OR accumulator with memory byte	ORA
Subtract memory byte and carry bit from accumulator	SBC
Store accumulator in memory	STA
Store index register in memory	STX
Subtract memory byte from accumulator	SUB

### 11.3.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register. The test for negative or zero instruction (TST) is an exception to the read-modify-write sequence because it does not write a replacement value. [Table 11-2](#) lists the read-modify-write instructions.

**Table 11-2. Read-Modify-Write Instructions**

Instruction	Mnemonic
Arithmetic shift left	ASL
Arithmetic shift right	ASR
Clear bit in memory	BCLR
Set bit in memory	BSET
Clear	CLR
Complement (one's complement)	COM
Decrement	DEC
Increment	INC
Logical shift left	LSL
Logical shift right	LSR
Negate (two's complement)	NEG
Rotate left through carry bit	ROL
Rotate right through carry bit	ROR
Test for negative or zero	TST



### 11.3.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed. All branch instructions use relative addressing.

Bit test and branch instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the conditional branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from  $-128$  to  $+127$  from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register. [Table 11-3](#) lists the jump and branch instructions.

**Table 11-3. Jump and Branch Instructions**

Instruction	Mnemonic
Branch if carry bit clear	BCC
Branch if carry bit set	BCS
Branch if equal	BEQ
Branch if half-carry bit clear	BHCC
Branch if half-carry bit set	BHCS
Branch if higher	BHI
Branch if higher or same	BHS
Branch if $\overline{\text{IRQ}}$ pin high	BIH
Branch if $\overline{\text{IRQ}}$ pin low	BIL
Branch if lower	BLO
Branch if lower or same	BLS
Branch if interrupt mask clear	BMC
Branch if minus	BMI
Branch if interrupt mask set	BMS
Branch if not equal	BNE
Branch if plus	BPL
Branch always	BRA
Branch if bit clear	BRCLR
Branch never	BRN
Branch if bit set	BRSET
Branch to subroutine	BSR
Unconditional jump	JMP
Jump to subroutine	JSR

### 11.3.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory. Port registers, port data direction registers, timer registers, and on-chip RAM locations are in the first 256 bytes of memory. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations. Bit manipulation instructions use direct addressing. [Table 11-4](#) lists these instructions.

**Table 11-4. Bit Manipulation Instructions**

Instruction	Mnemonic
Clear bit	BCLR
Branch if bit clear	BRCLR
Branch if bit set	BRSET
Set bit	BSET

### 11.3.5 Control Instructions

These register reference instructions control CPU operation during program execution. Control instructions, listed in [Table 11-5](#), use inherent addressing.

**Table 11-5. Control Instructions**

Instruction	Mnemonic
Clear carry bit	CLC
Clear interrupt mask	CLI
No operation	NOP
Reset stack pointer	RSP
Return from interrupt	RTI
Return from subroutine	RTS
Set carry bit	SEC
Set interrupt mask	SEI
Stop oscillator and enable $\overline{\text{IRQ}}$ pin	STOP
software interrupt	SWI
Transfer accumulator to index register	TAX
Transfer index register to accumulator	TXA
Stop CPU clock and enable interrupts	WAIT

## 11.4 Instruction Set Summary

Table 11-6 is an alphabetical list of all M68HC05 instructions and shows the effect of each instruction on the condition code register.

**Table 11-6. Instruction Set Summary (Sheet 1 of 6)**

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	†	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9 F9	ii dd hh ll ee ff ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A) + (M)$	†	—	†	†	†	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh ll ee ff ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \wedge (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh ll ee ff ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)		—	—	†	†	†	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right		—	—	†	†	†	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? C = 0$	—	—	—	—	—	REL	24	rr	3
BCLR n opr	Clear Bit n	$M_n \leftarrow 0$	—	—	—	—	—	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	11 13 15 17 19 1B 1D 1F	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	$PC \leftarrow (PC) + 2 + rel ? C = 1$	—	—	—	—	—	REL	25	rr	3
BEQ rel	Branch if Equal	$PC \leftarrow (PC) + 2 + rel ? Z = 1$	—	—	—	—	—	REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? H = 0$	—	—	—	—	—	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	$PC \leftarrow (PC) + 2 + rel ? H = 1$	—	—	—	—	—	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel ? C \vee Z = 0$	—	—	—	—	—	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel ? C = 0$	—	—	—	—	—	REL	24	rr	3

Table 11-6. Instruction Set Summary (Sheet 2 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
BIH <i>rel</i>	Branch if IRQ Pin High	$PC \leftarrow (PC) + 2 + rel ? IRQ = 1$	—	—	—	—	—	REL	2F	rr	3
BIL <i>rel</i>	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? IRQ = 0$	—	—	—	—	—	REL	2E	rr	3
BIT # <i>opr</i> BIT <i>opr</i> BIT <i>opr</i> BIT <i>opr</i> ,X BIT <i>opr</i> ,X BIT ,X	Bit Test Accumulator with Memory Byte	$(A) \wedge (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh ll ee ff ff	2 3 4 5 4 3
BLO <i>rel</i>	Branch if Lower (Same as BCS)	$PC \leftarrow (PC) + 2 + rel ? C = 1$	—	—	—	—	—	REL	25	rr	3
BLS <i>rel</i>	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel ? C \vee Z = 1$	—	—	—	—	—	REL	23	rr	3
BMC <i>rel</i>	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + rel ? I = 0$	—	—	—	—	—	REL	2C	rr	3
BMI <i>rel</i>	Branch if Minus	$PC \leftarrow (PC) + 2 + rel ? N = 1$	—	—	—	—	—	REL	2B	rr	3
BMS <i>rel</i>	Branch if Interrupt Mask Set	$PC \leftarrow (PC) + 2 + rel ? I = 1$	—	—	—	—	—	REL	2D	rr	3
BNE <i>rel</i>	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel ? Z = 0$	—	—	—	—	—	REL	26	rr	3
BPL <i>rel</i>	Branch if Plus	$PC \leftarrow (PC) + 2 + rel ? N = 0$	—	—	—	—	—	REL	2A	rr	3
BRA <i>rel</i>	Branch Always	$PC \leftarrow (PC) + 2 + rel ? 1 = 1$	—	—	—	—	—	REL	20	rr	3
BRCLR <i>n opr rel</i>	Branch if Bit n Clear	$PC \leftarrow (PC) + 2 + rel ? Mn = 0$	—	—	—	—	†	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	01 03 05 07 09 0B 0D 0F	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BRN <i>rel</i>	Branch Never	$PC \leftarrow (PC) + 2 + rel ? 1 = 0$	—	—	—	—	—	REL	21	rr	3
BRSET <i>n opr rel</i>	Branch if Bit n Set	$PC \leftarrow (PC) + 2 + rel ? Mn = 1$	—	—	—	—	†	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	00 02 04 06 08 0A 0C 0E	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BSET <i>n opr</i>	Set Bit n	$Mn \leftarrow 1$	—	—	—	—	—	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	10 12 14 16 18 1A 1C 1E	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BSR <i>rel</i>	Branch to Subroutine	$PC \leftarrow (PC) + 2$ ; push (PCL) $SP \leftarrow (SP) - 1$ ; push (PCH) $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$	—	—	—	—	—	REL	AD	rr	6
CLC	Clear Carry Bit	$C \leftarrow 0$	—	—	—	—	0	INH	98		2
CLI	Clear Interrupt Mask	$I \leftarrow 0$	—	0	—	—	—	INH	9A		2

Table 11-6. Instruction Set Summary (Sheet 3 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
CLR <i>opr</i> CLRA CLR X CLR <i>opr</i> ,X CLR ,X	Clear Byte	M ← \$00 A ← \$00 X ← \$00 M ← \$00 M ← \$00	—	—	0	1	—	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5
CMP # <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> ,X CMP <i>opr</i> ,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1 F1	ii dd hh ll ee ff ff	2 3 4 5 4 3
COM <i>opr</i> COMA COM X COM <i>opr</i> ,X COM ,X	Complement Byte (One's Complement)	M ← ( $\bar{M}$ ) = \$FF – (M) A ← ( $\bar{A}$ ) = \$FF – (A) X ← ( $\bar{X}$ ) = \$FF – (X) M ← ( $\bar{M}$ ) = \$FF – (M) M ← ( $\bar{M}$ ) = \$FF – (M)	—	—	†	†	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX # <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> ,X CPX <i>opr</i> ,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh ll ee ff ff	2 3 4 5 4 3
DEC <i>opr</i> DECA DEC X DEC <i>opr</i> ,X DEC ,X	Decrement Byte	M ← (M) – 1 A ← (A) – 1 X ← (X) – 1 M ← (M) – 1 M ← (M) – 1	—	—	†	†	—	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5
EOR # <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> ,X EOR <i>opr</i> ,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	A ← (A) ⊕ (M)	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh ll ee ff ff	2 3 4 5 4 3
INC <i>opr</i> INCA INC X INC <i>opr</i> ,X INC ,X	Increment Byte	M ← (M) + 1 A ← (A) + 1 X ← (X) + 1 M ← (M) + 1 M ← (M) + 1	—	—	†	†	—	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5
JMP <i>opr</i> JMP <i>opr</i> JMP <i>opr</i> ,X JMP <i>opr</i> ,X JMP ,X	Unconditional Jump	PC ← Jump Address	—	—	—	—	—	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh ll ee ff ff	2 3 4 3 2
JSR <i>opr</i> JSR <i>opr</i> JSR <i>opr</i> ,X JSR <i>opr</i> ,X JSR ,X	Jump to Subroutine	PC ← (PC) + n (n = 1, 2, or 3) Push (PCL); SP ← (SP) – 1 Push (PCH); SP ← (SP) – 1 PC ← Effective Address	—	—	—	—	—	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh ll ee ff ff	5 6 7 6 5

Table 11-6. Instruction Set Summary (Sheet 4 of 6)





Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
LDA #opr LDA opr LDA opr LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	$A \leftarrow (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh ll ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	$X \leftarrow (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh ll ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)		—	—	†	†	†	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right		—	—	0	†	†	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	—	—	—	0	INH	42		1 1
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$M \leftarrow -(M) = \$00 - (M)$ $A \leftarrow -(A) = \$00 - (A)$ $X \leftarrow -(X) = \$00 - (X)$ $M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$	—	—	†	†	†	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 3 6 5
NOP	No Operation		—	—	—	—	—	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh ll ee ff ff	2 3 4 5 4 3
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit		—	—	†	†	†	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit		—	—	†	†	†	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	$SP \leftarrow \$00FF$	—	—	—	—	—	INH	9C		2

Table 11-6. Instruction Set Summary (Sheet 5 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
RTI	Return from Interrupt	$SP \leftarrow (SP) + 1$ ; Pull (CCR) $SP \leftarrow (SP) + 1$ ; Pull (A) $SP \leftarrow (SP) + 1$ ; Pull (X) $SP \leftarrow (SP) + 1$ ; Pull (PCH) $SP \leftarrow (SP) + 1$ ; Pull (PCL)	†	†	†	†	†	INH	80		9
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$ ; Pull (PCH) $SP \leftarrow (SP) + 1$ ; Pull (PCL)	—	—	—	—	—	INH	81		6
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \leftarrow (A) - (M) - (C)$	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh ll ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	$C \leftarrow 1$	—	—	—	—	1	INH	99		2
SEI	Set Interrupt Mask	$I \leftarrow 1$	—	1	—	—	—	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	$M \leftarrow (A)$	—	—	†	†	—	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh ll ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		—	0	—	—	—	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	$M \leftarrow (X)$	—	—	†	†	—	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh ll ee ff ff	4 5 6 5 4
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	$A \leftarrow (A) - (M)$	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh ll ee ff ff	2 3 4 5 4 3
SWI	Software Interrupt	$PC \leftarrow (PC) + 1$ ; Push (PCL) $SP \leftarrow (SP) - 1$ ; Push (PCH) $SP \leftarrow (SP) - 1$ ; Push (X) $SP \leftarrow (SP) - 1$ ; Push (A) $SP \leftarrow (SP) - 1$ ; Push (CCR) $SP \leftarrow (SP) - 1$ ; $I \leftarrow 1$ PCH ← Interrupt Vector High Byte PCL ← Interrupt Vector Low Byte	—	1	—	—	—	INH	83		1 0
TAX	Transfer Accumulator to Index Register	$X \leftarrow (A)$	—	—	—	—	—	INH	97		2
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	$(M) - \$00$	—	—	†	†	—	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4

**Table 11-6. Instruction Set Summary (Sheet 6 of 6)**

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
TXA	Transfer Index Register to Accumulator	$A \leftarrow (X)$	—	—	—	—	—	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		—	0	—	—	—	INH	8F		2

- |       |   |            |                                      |
|-------|---|------------|--------------------------------------|
| A     | Accumulator   | <i>opr</i> | Operand (one or two bytes)           |
| C     | Carry/borrow flag   | PC         | Program counter                      |
| CCR   | Condition code register   | PCH        | Program counter high byte            |
| dd    | Direct address of operand   | PCL        | Program counter low byte             |
| dd rr | Direct address of operand and relative offset of branch instruction | REL        | Relative addressing mode             |
| DIR   | Direct addressing mode  | <i>rel</i> | Relative program counter offset byte |
| ee ff | High and low bytes of offset in indexed, 16-bit offset addressing   | rr         | Relative program counter offset byte |
| EXT   | Extended addressing mode  | SP         | Stack pointer                        |
| ff    | Offset byte in indexed, 8-bit offset addressing                     | X          | Index register                       |
| H     | Half-carry flag   | Z          | Zero flag                            |
| hh ll | High and low bytes of operand address in extended addressing        | #          | Immediate value                      |
| I     | Interrupt mask  | ^          | Logical AND                          |
| ii    | Immediate operand byte  | ∨          | Logical OR                           |
| IMM   | Immediate addressing mode   | ⊕          | Logical EXCLUSIVE OR                 |
| INH   | Inherent addressing mode  | ( )        | Contents of                          |
| IX    | Indexed, no offset addressing mode                                  | -( )       | Negation (two's complement)          |
| IX1   | Indexed, 8-bit offset addressing mode                               | ←          | Loaded with                          |
| IX2   | Indexed, 16-bit offset addressing mode                              | ?          | If                                   |
| M     | Memory location   | :          | Concatenated with                    |
| N     | Negative flag   | ‡          | Set or cleared                       |
| n     | Any bit   | —          | Not affected                         |

## 11.5 Opcode Map

See [Table 11-7](#).



Table 11-7. Opcode Map

MSB LSB	Bit Manipulation		Branch	Read-Modify-Write				Control		Register/Memory						MSB LSB		
	DIR	DIR	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1		IX	
0	BRSET0 <sup>5</sup> DIR <sup>2</sup>	BSET0 <sup>5</sup> DIR <sup>2</sup>	BRA <sup>3</sup> REL <sup>2</sup>	NEG <sup>5</sup> DIR <sup>1</sup>	NEGA <sup>3</sup> INH <sup>1</sup>	NEGX <sup>3</sup> INH <sup>2</sup>	NEG <sup>6</sup> IX1 <sup>1</sup>	NEG <sup>5</sup> IX <sup>1</sup>	RTI <sup>9</sup> INH		SUB <sup>2</sup> IMM <sup>2</sup>	SUB <sup>3</sup> DIR <sup>3</sup>	SUB <sup>4</sup> EXT <sup>3</sup>	SUB <sup>5</sup> IX2 <sup>2</sup>	SUB <sup>4</sup> IX1 <sup>1</sup>	SUB <sup>3</sup> IX	0	
1	BRCLR0 <sup>5</sup> DIR <sup>2</sup>	BCLR0 <sup>5</sup> DIR <sup>2</sup>	BRN <sup>3</sup> REL						RTS <sup>6</sup> INH <sup>1</sup>		CMP <sup>2</sup> IMM <sup>2</sup>	CMP <sup>3</sup> DIR <sup>3</sup>	CMP <sup>4</sup> EXT <sup>3</sup>	CMP <sup>5</sup> IX2 <sup>2</sup>	CMP <sup>4</sup> IX1 <sup>1</sup>	CMP <sup>3</sup> IX	1	
2	BRSET1 <sup>5</sup> DIR <sup>2</sup>	BSET1 <sup>5</sup> DIR <sup>2</sup>	BHI <sup>3</sup> REL		MUL <sup>11</sup> INH <sup>1</sup>						SBC <sup>2</sup> IMM <sup>2</sup>	SBC <sup>3</sup> DIR <sup>3</sup>	SBC <sup>4</sup> EXT <sup>3</sup>	SBC <sup>5</sup> IX2 <sup>2</sup>	SBC <sup>4</sup> IX1 <sup>1</sup>	SBC <sup>3</sup> IX	2	
3	BRCLR1 <sup>5</sup> DIR <sup>2</sup>	BCLR1 <sup>5</sup> DIR <sup>2</sup>	BLS <sup>3</sup> REL <sup>2</sup>	COM <sup>5</sup> DIR <sup>1</sup>	COMA <sup>3</sup> INH <sup>1</sup>	COMX <sup>3</sup> INH <sup>2</sup>	COM <sup>6</sup> IX1 <sup>1</sup>	COM <sup>5</sup> IX <sup>1</sup>	SWI <sup>10</sup> INH		CPX <sup>2</sup> IMM <sup>2</sup>	CPX <sup>3</sup> DIR <sup>3</sup>	CPX <sup>4</sup> EXT <sup>3</sup>	CPX <sup>5</sup> IX2 <sup>2</sup>	CPX <sup>4</sup> IX1 <sup>1</sup>	CPX <sup>3</sup> IX	3	
4	BRSET2 <sup>5</sup> DIR <sup>2</sup>	BSET2 <sup>5</sup> DIR <sup>2</sup>	BCC <sup>3</sup> REL <sup>2</sup>	LSR <sup>5</sup> DIR <sup>1</sup>	LSRA <sup>3</sup> INH <sup>1</sup>	LSRX <sup>3</sup> INH <sup>2</sup>	LSR <sup>6</sup> IX1 <sup>1</sup>	LSR <sup>5</sup> IX <sup>1</sup>			AND <sup>2</sup> IMM <sup>2</sup>	AND <sup>3</sup> DIR <sup>3</sup>	AND <sup>4</sup> EXT <sup>3</sup>	AND <sup>5</sup> IX2 <sup>2</sup>	AND <sup>4</sup> IX1 <sup>1</sup>	AND <sup>3</sup> IX	4	
5	BRCLR2 <sup>5</sup> DIR <sup>2</sup>	BCLR2 <sup>5</sup> DIR <sup>2</sup>	BCS/BLO <sup>3</sup> REL								BIT <sup>2</sup> IMM <sup>2</sup>	BIT <sup>3</sup> DIR <sup>3</sup>	BIT <sup>4</sup> EXT <sup>3</sup>	BIT <sup>5</sup> IX2 <sup>2</sup>	BIT <sup>4</sup> IX1 <sup>1</sup>	BIT <sup>3</sup> IX	5	
6	BRSET3 <sup>5</sup> DIR <sup>2</sup>	BSET3 <sup>5</sup> DIR <sup>2</sup>	BNE <sup>3</sup> REL <sup>2</sup>	ROR <sup>5</sup> DIR <sup>1</sup>	RORA <sup>3</sup> INH <sup>1</sup>	RORX <sup>3</sup> INH <sup>2</sup>	ROR <sup>6</sup> IX1 <sup>1</sup>	ROR <sup>5</sup> IX <sup>1</sup>			LDA <sup>2</sup> IMM <sup>2</sup>	LDA <sup>3</sup> DIR <sup>3</sup>	LDA <sup>4</sup> EXT <sup>3</sup>	LDA <sup>5</sup> IX2 <sup>2</sup>	LDA <sup>4</sup> IX1 <sup>1</sup>	LDA <sup>3</sup> IX	6	
7	BRCLR3 <sup>5</sup> DIR <sup>2</sup>	BCLR3 <sup>5</sup> DIR <sup>2</sup>	BEQ <sup>3</sup> REL <sup>2</sup>	ASR <sup>5</sup> DIR <sup>1</sup>	ASRA <sup>3</sup> INH <sup>1</sup>	ASRX <sup>3</sup> INH <sup>2</sup>	ASR <sup>6</sup> IX1 <sup>1</sup>	ASR <sup>5</sup> IX <sup>1</sup>	TAX <sup>2</sup> INH			STA <sup>4</sup> DIR <sup>3</sup>	STA <sup>5</sup> EXT <sup>3</sup>	STA <sup>6</sup> IX2 <sup>2</sup>	STA <sup>5</sup> IX1 <sup>1</sup>	STA <sup>4</sup> IX	7	
8	BRSET4 <sup>5</sup> DIR <sup>2</sup>	BSET4 <sup>5</sup> DIR <sup>2</sup>	BHCC <sup>3</sup> REL <sup>2</sup>	ASL/LSL <sup>5</sup> DIR <sup>1</sup>	ASLA/LSLA <sup>3</sup> INH <sup>1</sup>	ASLX/LSLX <sup>3</sup> INH <sup>2</sup>	ASL/LSL <sup>6</sup> IX1 <sup>1</sup>	ASL/LSL <sup>5</sup> IX <sup>1</sup>			CLC <sup>2</sup> INH <sup>2</sup>	EOR <sup>2</sup> IMM <sup>2</sup>	EOR <sup>3</sup> DIR <sup>3</sup>	EOR <sup>4</sup> EXT <sup>3</sup>	EOR <sup>5</sup> IX2 <sup>2</sup>	EOR <sup>4</sup> IX1 <sup>1</sup>	EOR <sup>3</sup> IX	8
9	BRCLR4 <sup>5</sup> DIR <sup>2</sup>	BCLR4 <sup>5</sup> DIR <sup>2</sup>	BHCS <sup>3</sup> REL <sup>2</sup>	ROL <sup>5</sup> DIR <sup>1</sup>	ROLA <sup>3</sup> INH <sup>1</sup>	ROLX <sup>3</sup> INH <sup>2</sup>	ROL <sup>6</sup> IX1 <sup>1</sup>	ROL <sup>5</sup> IX <sup>1</sup>			SEC <sup>2</sup> INH <sup>2</sup>	ADC <sup>2</sup> IMM <sup>2</sup>	ADC <sup>3</sup> DIR <sup>3</sup>	ADC <sup>4</sup> EXT <sup>3</sup>	ADC <sup>5</sup> IX2 <sup>2</sup>	ADC <sup>4</sup> IX1 <sup>1</sup>	ADC <sup>3</sup> IX	9
A	BRSET5 <sup>5</sup> DIR <sup>2</sup>	BSET5 <sup>5</sup> DIR <sup>2</sup>	BPL <sup>3</sup> REL <sup>2</sup>	DEC <sup>5</sup> DIR <sup>1</sup>	DECA <sup>3</sup> INH <sup>1</sup>	DECX <sup>3</sup> INH <sup>2</sup>	DEC <sup>6</sup> IX1 <sup>1</sup>	DEC <sup>5</sup> IX <sup>1</sup>			CLI <sup>2</sup> INH <sup>2</sup>	ORA <sup>2</sup> IMM <sup>2</sup>	ORA <sup>3</sup> DIR <sup>3</sup>	ORA <sup>4</sup> EXT <sup>3</sup>	ORA <sup>5</sup> IX2 <sup>2</sup>	ORA <sup>4</sup> IX1 <sup>1</sup>	ORA <sup>3</sup> IX	A
B	BRCLR5 <sup>5</sup> DIR <sup>2</sup>	BCLR5 <sup>5</sup> DIR <sup>2</sup>	BMI <sup>3</sup> REL								SEI <sup>2</sup> INH <sup>2</sup>	ADD <sup>2</sup> IMM <sup>2</sup>	ADD <sup>3</sup> DIR <sup>3</sup>	ADD <sup>4</sup> EXT <sup>3</sup>	ADD <sup>5</sup> IX2 <sup>2</sup>	ADD <sup>4</sup> IX1 <sup>1</sup>	ADD <sup>3</sup> IX	B
C	BRSET6 <sup>5</sup> DIR <sup>2</sup>	BSET6 <sup>5</sup> DIR <sup>2</sup>	BMC <sup>3</sup> REL <sup>2</sup>	INC <sup>5</sup> DIR <sup>1</sup>	INCA <sup>3</sup> INH <sup>1</sup>	INCX <sup>3</sup> INH <sup>2</sup>	INC <sup>6</sup> IX1 <sup>1</sup>	INC <sup>5</sup> IX <sup>1</sup>			RSP <sup>2</sup> INH <sup>2</sup>		JMP <sup>2</sup> DIR <sup>3</sup>	JMP <sup>3</sup> EXT <sup>3</sup>	JMP <sup>4</sup> IX2 <sup>2</sup>	JMP <sup>3</sup> IX1 <sup>1</sup>	JMP <sup>2</sup> IX	C
D	BRCLR6 <sup>5</sup> DIR <sup>2</sup>	BCLR6 <sup>5</sup> DIR <sup>2</sup>	BMS <sup>3</sup> REL <sup>2</sup>	TST <sup>4</sup> DIR <sup>1</sup>	TSTA <sup>3</sup> INH <sup>1</sup>	TSTX <sup>3</sup> INH <sup>2</sup>	TST <sup>5</sup> IX1 <sup>1</sup>	TST <sup>4</sup> IX <sup>1</sup>			NOP <sup>2</sup> INH <sup>2</sup>	BSR <sup>6</sup> REL <sup>2</sup>	JSR <sup>5</sup> DIR <sup>3</sup>	JSR <sup>6</sup> EXT <sup>3</sup>	JSR <sup>7</sup> IX2 <sup>2</sup>	JSR <sup>6</sup> IX1 <sup>1</sup>	JSR <sup>5</sup> IX	D
E	BRSET7 <sup>5</sup> DIR <sup>2</sup>	BSET7 <sup>5</sup> DIR <sup>2</sup>	BIL <sup>3</sup> REL						STOP <sup>2</sup> INH <sup>2</sup>		LDX <sup>2</sup> IMM <sup>2</sup>	LDX <sup>3</sup> DIR <sup>3</sup>	LDX <sup>4</sup> EXT <sup>3</sup>	LDX <sup>5</sup> IX2 <sup>2</sup>	LDX <sup>4</sup> IX1 <sup>1</sup>	LDX <sup>3</sup> IX	E	
F	BRCLR7 <sup>5</sup> DIR <sup>2</sup>	BCLR7 <sup>5</sup> DIR <sup>2</sup>	BIH <sup>3</sup> REL <sup>2</sup>	CLR <sup>5</sup> DIR <sup>1</sup>	CLRA <sup>3</sup> INH <sup>1</sup>	CLR <sup>3</sup> INH <sup>2</sup>	CLR <sup>6</sup> IX1 <sup>1</sup>	CLR <sup>5</sup> IX <sup>1</sup>	WAIT <sup>2</sup> INH <sup>2</sup>	TXA <sup>2</sup> INH		STX <sup>4</sup> DIR <sup>3</sup>	STX <sup>5</sup> EXT <sup>3</sup>	STX <sup>6</sup> IX2 <sup>2</sup>	STX <sup>5</sup> IX1 <sup>1</sup>	STX <sup>4</sup> IX	F	

INH = Inherent  
IMM = Immediate  
DIR = Direct  
EXT = Extended  
REL = Relative  
IX = Indexed, No Offset  
IX1 = Indexed, 8-Bit Offset  
IX2 = Indexed, 16-Bit Offset

LSB of Opcode in Hexadecimal

MSB LSB	0	MSB of Opcode in Hexadecimal
0	BRSET0 <sup>5</sup> DIR <sup>3</sup>	Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode



# Chapter 12

## Electrical Specifications

### 12.1 Introduction

This section contains electrical and timing specifications.

### 12.2 Maximum Ratings

Maximum ratings are the extreme limits to which the microcontroller unit (MCU) can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table here. Keep  $V_{In}$  and  $V_{Out}$  within the range  $V_{SS} \leq (V_{In} \text{ or } V_{Out}) \leq V_{DD}$ . Connect unused inputs to the appropriate voltage level, either  $V_{SS}$  or  $V_{DD}$ .

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to +7.0	V
Input voltage	$V_{In}$	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Self-check mode ( $\overline{IRQ}$ pin only)	$V_{In}$	$V_{SS} - 0.3$ to $2 \times V_{DD} + 0.3$	V
Current drain per pin excluding $V_{DD}$ and $V_{SS}$	I	25	mA
Storage temperature range	$T_{stg}$	-65 to +150	°C

#### NOTE

*This device is not guaranteed to operate properly at the maximum ratings. Refer to [12.5 5.0-Volt DC Electrical Characteristics](#) and [12.6 3.3-Volt DC Electrical Characteristics](#) for guaranteed operating conditions.*

### 12.3 Operating Range

Characteristic	Symbol	Value	Unit
Operating temperature range MC68HC05P4AP (standard) MC68HC05P4ACP (extended)	$T_A$	$T_L$ to $T_H$ 0 to +70 -40 to +85	°C

### 12.4 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance Plastic DIP Plastic SOIC	$\theta_{JA}$	60 71	°C/W

## 12.5 5.0-Volt DC Electrical Characteristics

Characteristic	Symbol	Min	Typ	Max	Unit
Output voltage $I_{Load} = 10.0 \mu A$ $I_{Load} = -10.0 \mu A$	$V_{OL}$ $V_{OH}$	— $V_{DD} - 0.1$	— —	0.1 —	V
Output high voltage ( $I_{Load} = -0.8 \text{ mA}$ ) PA0–PA7, PB5–PB7, PC2–PC7, PD5 ( $I_{Load} = -5.0 \text{ mA}$ ) PC0–PC1	$V_{OH}$ $V_{OH}$	$V_{DD} - 0.8$ $V_{DD} - 0.8$	— —	— —	V
Output low voltage ( $I_{LOAD} = 1.6 \text{ mA}$ ) PA0–PA7, PB5–PB7, PC2–PC7, PD5 ( $I_{LOAD} = 15 \text{ mA}$ ) PC0–PC1	$V_{OL}$ $V_{OL}$	— —	— —	0.4 0.4	V
Input high voltage PA0–PA7, PB5–PB7, PC0–PC7, PD5, TCAP/PD7, $\overline{IRQ}$ , $\overline{RESET}$ , OSC1	$V_{IH}$	$0.7 \times V_{DD}$	—	$V_{DD}$	V
Input low voltage PA0–PA7, PB5–PB7, PC0–PC7, PD5, TCAP/PD7, $\overline{IRQ}$ , $\overline{RESET}$ , OSC1	$V_{IL}$	$V_{SS}$	—	$0.2 \times V_{DD}$	V
Supply current Run Wait/Halt Stop 25 °C 0 °C to +70 °C –40 °C to +105 °C	$I_{DD}$ $I_{DD}$ $I_{DD}$ $I_{DD}$ $I_{DD}$	— — — — —	3.5 1.5 5.0 8.0 20	5.0 3.0 8.0 15 30	mA mA $\mu A$ $\mu A$ $\mu A$
I/O ports Hi-Z leakage current PA0–PA7, PB5–PB7, PC0–PC7, PD5	$I_{OZ}$	—	—	$\pm 10$	$\mu A$
Input current $\overline{RESET}$ , $\overline{IRQ}$ , OSC1, TCAP/PD7	$I_{In}$	—	—	$\pm \pm 1$	$\mu A$
Capacitance Ports (as Input or Output) $\overline{RESET}$ , $\overline{IRQ}$	$C_{Out}$ $C_{In}$	— —	— —	12 8	pF

## Notes:

- $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ , unless otherwise noted
- All values shown reflect average measurements.
- Typical values at midpoint of voltage range, 25 °C
- Wait  $I_{DD}$ : Only timer system active
- Run (operating)  $I_{DD}$ , wait  $I_{DD}$ : Measured using external square wave clock source ( $f_{osc} = 4.2 \text{ MHz}$ ), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L = 20 \text{ pF}$  on OSC2
- Wait, stop  $I_{DD}$ : All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} - 0.2 \text{ V}$
- Wait  $I_{DD}$  is affected linearly by the OSC2 capacitance.

## 12.6 3.3-Volt DC Electrical Characteristics

Characteristic	Symbol	Min	Typ	Max	Unit
Output voltage $I_{Load} = 10.0 \mu A$ $I_{Load} = -10.0 \mu A$	$V_{OL}$ $V_{OH}$	— $V_{DD}-0.1$	— —	0.1 —	V
Output high voltage ( $I_{Load} = -0.2 \text{ mA}$ ) PA0–PA7, PB5–PB7, PC2–PC7, PD5, TCMP ( $I_{Load} = -1.5 \text{ mA}$ ) PC0–PC1	$V_{OH}$ $V_{OH}$	$V_{DD}-0.3$ $V_{DD}-0.3$	— —	— —	V
Output low voltage ( $I_{Load} = 0.4 \text{ mA}$ ) PA0–PA7, PB5–PB7, PC2–PC7, PD5, TCMP ( $I_{Load} = 6.0 \text{ mA}$ ) PC0–PC1	$V_{OL}$ $V_{OL}$	— —	— —	0.3 0.3	V
Input high voltage PA0–PA7, PB5–PB7, PC0–PC7, PD5, TCAP/PD7, $\overline{IRQ}$ , RESET, OSC1	$V_{IH}$	$0.7 \times V_{DD}$	—	$V_{DD}$	V
Input low voltage PA0–PA7, PB5–PB7, PC0–PC7, PD5, TCAP/PD7, $\overline{IRQ}$ , RESET, OSC1	$V_{IL}$	$V_{SS}$	—	$0.2 \times V_{DD}$	V
Supply current Run Wait/Halt Stop 25 °C 0 °C to +70 °C –40 °C to +105 °C	$I_{DD}$ $I_{DD}$ $I_{DD}$ $I_{DD}$ $I_{DD}$	— — — — —	1.2 0.5 2.0 4.0 10	2.5 1.4 4.0 8.0 15	mA mA $\mu A$ $\mu A$ $\mu A$
I/O ports Hi-Z leakage current PA0–PA7, PB5–PB7, PC0–PC7, PD5	$I_{OZ}$	—	—	$\pm 10$	$\mu A$
Input current RESET, $\overline{IRQ}$ , OSC1, TCAP/PD7	$I_{In}$	—	—	$\pm 1$	$\mu A$
Capacitance Ports (as Input or Output) RESET, $\overline{IRQ}$	$C_{Out}$ $C_{In}$	— —	— —	12 8	pF

## Notes:

- $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ , unless otherwise noted
- All values shown reflect average measurements.
- Typical values at midpoint of voltage range, 25 °C
- Wait  $I_{DD}$ : Only timer system active
- Run (operating)  $I_{DD}$ , wait  $I_{DD}$ : Measured using external square wave clock source ( $f_{osc} = 2.0 \text{ MHz}$ ), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L = 20 \text{ pF}$  on OSC2
- Wait, stop  $I_{DD}$ : All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} - 0.2 \text{ V}$
- Wait  $I_{DD}$  is affected linearly by the OSC2 capacitance.

## 12.7 5.0-Volt SIOP Timing

Num.	Characteristic <sup>6</sup>	Symbol	Min	Max	Unit
	Operating frequency Master Slave	$f_{op(m)}$ $f_{op(s)}$	0.25 dc	0.25 0.25	$f_{op}$
1	Cycle time Master Slave	$t_{cyc(m)}$ $t_{cyc(s)}$	4.0 —	4.0 4.0	$t_{cyc}$
2	Clock (SCK) low time	$t_{cyc}$	932	—	ns
3	SDO data valid time	$t_v$	—	200	ns
4	SDO hold time	$t_{ho}$	0	—	ns
5	SDI setup time	$t_s$	100	—	ns
6	SDI hold time	$t_h$	100	—	ns

## Notes:

- $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ , unless otherwise noted
- $f_{op} = 2.1 \text{ MHz}$  maximum

## 12.8 3.3-Volt SIOP Timing

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating frequency Master Slave	$f_{op(m)}$ $f_{op(s)}$	0.25 dc	0.25 0.25	$f_{op}$
1	Cycle time Master Slave	$t_{cyc(m)}$ $t_{cyc(s)}$	4.0 —	4.0 4.0	$t_{cyc}$
2	Clock (SCK) low time	$t_{cyc}$	1980	—	ns
3	SDO data valid time	$t_v$	—	400	ns
4	SDO hold time	$t_{ho}$	0	—	ns
5	SDI setup time	$t_s$	200	—	ns
6	SDI hold time	$t_h$	200	—	ns

## Notes:

- $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ , unless otherwise noted
- $f_{op} = 1.0 \text{ MHz}$  maximum




Figure 12-1. SIOP Timing Diagram

## 12.9 5.0-Volt Control Timing

Characteristic	Symbol	Min	Max	Unit
Frequency of operation Crystal option External clock option	$f_{osc}$	— dc	4.2 4.2	MHz
Internal operating frequency Crystal ( $f_{osc} \div 2$ ) External Clock ( $f_{osc} \div 2$ )	$f_{op}$	— dc	2.1 2.1	MHz
Cycle time	$t_{cyc}$	480	—	ns
Crystal oscillator startup time	$t_{OXOV}$	—	100	ms
Stop recovery startup time (crystal oscillator)	$t_{ILCH}$	—	100	ms
$\overline{RESET}$ pulse width	$t_{RL}$	1.5	—	$t_{cyc}$
Interrupt pulse width low (edge-triggered)	$t_{ILIH}$	125	—	ns
Interrupt pulse period	$t_{ILIL}$	*	—	$t_{cyc}$
OSC1 pulse width	$t_{OH}, t_{OL}$	90	—	ns

Note:

1.  $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ , unless otherwise noted


\*The minimum period  $t_{ILIL}$  should not be less than the number of cycles it takes to execute the interrupt service routine plus  $19 t_{cyc}$ .

### 12.10 3.3-Volt Control Timing

Characteristic	Symbol	Min	Max	Unit
Frequency of operation Crystal Option External Clock Option	$f_{osc}$	— dc	2.0 2.0	MHz
Internal operating frequency Crystal ( $f_{osc} \div 2$ ) External clock ( $f_{osc} \div 2$ )	$f_{op}$	— dc	1.0 1.0	MHz
Cycle time	$t_{cyc}$	1000	—	ns
Crystal oscillator startup time	$t_{OXOV}$	—	100	ms
Stop recovery startup time (crystal oscillator)	$t_{ILCH}$	—	100	ms
$\overline{RESET}$ pulse width, excluding powerup	$t_{RL}$	1.5	—	$t_{cyc}$
Interrupt pulse width low (edge-triggered)	$t_{ILIH}$	250	—	ns
Interrupt pulse period	$t_{ILIL}$	*	—	$t_{cyc}$
OSC1 pulse width	$t_{OH}, t_{OL}$	200	—	ns

Notes:

- $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise noted
- \*The minimum period  $t_{ILIL}$  should not be less than the number of cycles it takes to execute the interrupt service routine plus  $19 t_{cyc}$ .



Notes:

- Represents the internal clocking of the OSC1 pin.
- $\overline{IRQ}$  pin edge-sensitive mask option
- $\overline{IRQ}$  pin level- and edge-sensitive mask option
- $\overline{RESET}$  vector address shown for timing example

RESET OR INTERRUPT  
VECTOR FETCH

Figure 12-2. STOP Recovery Timing








Figure 12-3. External Interrupt Timing



- Notes:
1. Internal clock, internal address bus, and internal data bus signals are not available externally.
  2. An internal POR reset is triggered as  $V_{DD}$  rises through a threshold (typically 1–2 V).

Figure 12-4. Power-On Reset Timing

## Electrical Specifications



**Notes:**

1. Internal clock, internal address bus, and internal data bus signals are not available externally.
2. The next rising edge of the internal processor clock after the rising edge of RESET initiates the reset sequence.

**Figure 12-5. External Reset Timing**


# Chapter 13

## Mechanical Specifications

### 13.1 Introduction

This section describes the dimensions of the dual in-line package (DIP) and small outline integrated circuit (SOIC) MCU package.

### 13.2 28-Pin Plastic Dual In-Line Package (Case 710-02)




NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.21	1.435	1.465
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

### 13.3 28-Pin Small Outline Integrated Circuit Package (Case 751F-04)



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	17.80	18.05	0.701	0.711
B	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27 BSC		0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

# Chapter 14

## Ordering Information

### 14.1 Introduction

This section contains instructions for ordering custom-masked ROM MCUs.

### 14.2 MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Freescale representative. Submit the following items when ordering MCUs:

- A current MCU ordering form that is **completely filled out** (Contact your Freescale sales office for assistance.)
- A copy of the customer specification if the customer specification deviates from the Freescale specification for the MCU
- Customer's application program on one of the media listed in [14.3 Application Program Media](#)

### 14.3 Application Program Media

Deliver the application program to Freescale in one of the following media:

- Macintosh<sup>®(1)</sup> 3 1/2-inch diskette (double-sided 800 K or double-sided high-density 1.4 M)
- MS-DOS<sup>®(2)</sup> or PC-DOS<sup>™(3)</sup> 3 1/2-inch diskette (double-sided 720 K or double-sided high-density 1.44 M)
- MS-DOS<sup>®</sup> or PC-DOS<sup>™</sup> 5 1/4-inch diskette (double-sided double-density 360 K or double-sided high-density 1.2 M)

Use positive logic for data and addresses.

When submitting the application program on a diskette, clearly label the diskette with the following information:

- Customer name
- Customer part number
- Project or product name
- File name of object code
- Date
- Name of operating system that formatted diskette
- Formatted capacity of diskette

---

1. Macintosh is a registered trademark of Apple Computer, Inc.  
2. MS-DOS is a registered trademark of Microsoft Corporation.  
3. PC-DOS is a trademark of International Business Machines Corporation.

## Ordering Information

On diskettes, the application program must be in Freescale's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

### **NOTE**

*Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations or leave all non-user ROM locations blank. Refer to the current MCU ordering form for additional requirements. Freescale may request pattern re-submission if non-user areas contain any non-zero code.*

If the memory map has two user ROM areas with the same address, then write the two areas in separate files on the diskette. Label the diskette with both file names.

In addition to the object code, a file containing the source code can be included. Freescale keeps this code private and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the file name of the source code.

## 14.4 ROM Program Verification

The primary use for the on-chip ROM is to hold the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with the application program.

Freescale inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain non-user ROM code, such as self-check code. Freescale sends the customer a computer printout of the listing verify file along with a listing verify form.

To aid the customer in checking the listing verify file, Freescale will program the listing verify file into customer-supplied blank preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form, and return the listing verify form to Freescale. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.

## 14.5 ROM Verification Units (RVUs)

After receiving the signed listing verify form, Freescale manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Freescale then produces 10 MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The 10 RVUs are free of charge with the minimum order quantity. These units are not to be used for qualification or production. RVUs are not guaranteed by Freescale Quality Assurance.



## **How to Reach Us:**

### **Home Page:**

www.freescale.com

### **E-mail:**

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.