ML671000

OKI's CMOS 32-Bit Single-Chip Microcontroller with Built-in USB Device Controller

GENERAL DESCRIPTION

The ML671000 is a high-performance CMOS 32-bit microcontroller combining a RISC based, 32-bit CPU core - the ARM7TDMITM - with USB device controller, memory and peripherals.

This version:

Previous version: Jul. 2001

Jul. 2001

The built-in USB device controller which is based on USB1.1 Full-speed (12 Mbps) makes interface with PCs or other devices by USB. The ML671000, which provides the 32-bit data processing capability and built-in peripheral functions performed by UART, serial ports, 16-bit timers, a DMA controller, and a memory controller, is a single-chip microcontroller idealy suited to PC peripheral equipment and communication terminal control applications.

FEATURES (1)

CPU	RISC 32-bit CPU (ARM7TDMI) Executable 32-bit instructions and 16-bit instructions General registers: 32-bit × 31 registers Built-in multiplier Little-endian format
Memory Spaces	Internal RAM: 4K bytes External ROM, RAM, I/O: 26M bytes External DRAM: 32M bytes
I/O Ports	I/O pins: 64 pins (I/O directions are specified at the bit level)
Timers	16-bit flexible timer × 2ch (auto-reload, compare-output, PWM, capture modes) 16-bit auto-reload timer × 2ch 12-bit watchdog timer
Serial Ports	UART (16550A equivalent) × 1ch, UART/synchronous serial × 1ch
USB Device Controller	USB1.1 compliant, support full-speed (12 Mbps) Transmission type: control, bulk, isochronous, interrupt Remote wakeup function Adaptable to USB bus powered devices Four endpoint addresses Endpoint FIFO size EP0 64 bytes × 2 (transmit/receive) EP1 64 bytes × 1 (transmit-receive) EP2 64 bytes × 2 (transmit-receive, 2 levels) EP3 256 bytes × 2 (transmit-receive, 2 levels)
DMA Controller	× 2ch Single and Dual addressing modes Cycle steal and Burst transfers 8- or 16-bit data transfers Maximum transferring: 65536 times Addressing area: 64M bytes



ARM7TDMI and the ARM POWERED logo are registered trademarks of ARM Ltd., UK. The information contained herein can change without notice owing to the product being under development.


FEATURES (2)

Interrupt Controller	Interrupt sources: 22 (13 internal , 9 external) Interrupt priority: 8 levels
Memory Controller	Direct connection to ROM, SRAM, DRAM and I/O. 4-bank memory control ROM, RAM, I/O × 2 banks; DRAM × 2 banks Access wait control parameters for each bank.
Other	Arbitration of external bus request Power saving functions Standby modes: HALT and STOP modes Clock gears: Selection of 1/2 OSC, 1/1 OSC, OSC ×2 Onboard debugging is possible with JTAG interface. Built-in PLL: × 4
Power Supply Voltage	3.0 to 3.6 V
Operating Frequency	CPU: 6, 12, 24 MHz; USB: 48 MHz @12 MHz (Operating USBC) CPU: 4 to 24 MHz (Non-Operating USBC)
Operating Temperature Range	-10°C to +70°C
Package	128-pin plastic QFP (QFP128-P-1420-0.50-K)

APPLICATIONS


Digital still camera, Printer, Terminal Adapter for PC peripherals and Communication terminals.

BLOCK DIAGRAM



Asterisks indicate pins with secondary functions.

PIN CONFIGURATION (TOP VIEW)



128-Pin Plastic QFP

PIN DESCRIPTION (1)

Classification	Pin Name	I/O	Function	Description
Address Bus	XA15 to XA1	0	_	External address bus bits 15 to 1
	nLB/XA0	0	_	Bank 0/1 lower byte select or external address bus bit 0
Data Bus	XD15 to XD0	I/O	_	External data bus
	nCS0	0	_	Bank 0 chip select signal
D 0 1 1	nRD	0	_	Bank 0/1 read enable signal
Bus Control	nR/W	0	_	Read strobe signal
	nWRE/nWRL	0	_	Bank 0/1 write enable or lower byte write enable signal
	OSC0	ı	_	Connection pin for crystal oscillator or ceramic resonator
				If an external clock used, input the clock signal to this pin.
	OSC1	0	_	Connection pin for crystal oscillator or ceramic resonator If an external clock used, leave this pin open (unconnected).
Clock Control	CLKOUT	0	_	Internal system clock output
	PLLEN	i	_	Enable pin for internal PLL. If PLL is to be used, connect this pin to V _{DD} .
	OSCV _{DD}	i	_	Power supply pin for internal oscillator circuit and PLL. Connect to V _{DD} .
	OSCV _{SS}	ı		Power supply pin for internal oscillator circuit and PLL. Connect to
	OSCV _{SS}	-	_	GND.
	P0.7/XA23	I/O	Primary	Bit 7 of port 0
		0	Secondary	Bit 23 of external address bus
	P0.6/XA22	I/O	Primary	Bit 6 of port 0
	1 0:0// 0 122	0	Secondary	Bit 22 of external address bus
	P0.5/XA21	I/O	Primary	Bit 5 of port 0
	1 0.0//0 (21	0	Secondary	Bit 21 of external address bus
	P0.4/XA20	I/O	Primary	Bit 4 of port 0
	1 0:170120	0	Secondary	Bit 20 of external address bus
	P0.3/XA19	I/O	Primary	Bit 3 of port 0
	1 0.5/7415	0	Secondary	Bit 19 of external address bus
	P0.2/XA18	I/O	Primary	Bit 2 of port 0
	. 0.2701.0	0	Secondary	Bit 18 of external address bus
	P0.1/XA17	I/O	Primary	Bit 1 of port 0
		0	Secondary	Bit 17 of external address bus
	P0.0/XA16	I/O	Primary	Bit 0 of port 0
	1 0.0//0110	0	Secondary	Bit 16 of external address bus
I/O Ports	P1.7/nXWAIT	I/O	Primary	Bit 7 of port 1
	1 1.7/11/2007-411	l I	Secondary	External wait cycle insert input
	P1.6/nCS1	I/O	Primary	Bit 6 of port 1
		0	Secondary	Bank 1 chip select signal
	P1.5/nHB/	I/O	Primary	Bit 5 of port 1
	nWRH	0	Secondary	Bank 0/1 upper byte select or upper byte write enable signal
	P1.4/nRAS1	I/O	Primary	Bit 4 of port 1
	D4.0/	0	Secondary	Bank 3 row address strobe signal
	P1.3/ nWH/nCASH	I/O O	Primary Secondary	Bit 3 of port 1 Bank 2/3 upper byte column address strobe signal.
	TIVITITICASTI	1/0	Primary	Bit 2 of port 1
	P1.2/nRAS0	0	,	
			Secondary	Bank 2 row address strobe signal
	P1.1/	I/O	Primary	Bit 1 of port 1
	nCAS/nCASL	0	Secondary	Bank 2/3 column address strobe or lower byte column address strobe signal
	P1.0/	I/O	Primary	Bit 0 of port 1
	nWL/nWE	0	Secondary	Bank 2/3 lower byte write enable or write enable signal

PIN DESCRIPTION (2)

Classification	Pin Name	I/O	Function	Description
	D0 7/2/207	I/O	Primary	Bit 7 of port 2
	P2.7/nEIR7	I	Secondary	External interrupt request 7 input pin
	DO O/ FIDO	I/O	Primary	Bit 6 of port 2
	P2.6/nEIR6	ı	Secondary	External interrupt request 6 input pin
	D0 5/ 5/D5	I/O	Primary	Bit 5 of port 2
	P2.5/nEIR5		Secondary	External interrupt request 5 input pin
		I/O	Primary	Bit 4 of port 2
	P2.4/nEIR4		Secondary	External interrupt request 4 input pin
		I/O	Primary	Bit 3 of port 2
	P2.3/nEIR3	Ī	Secondary	External interrupt request 3 input pin
	D0 0/ EID0	I/O	Primary	Bit 2 of port 2
	P2.2/nEIR2	Ī	Secondary	External interrupt request 2 input pin
		I/O	Primary	Bit 1 of port 2
	P2.1/nEIR1	Ī	Secondary	External interrupt request 1 input pin
		I/O	Primary	Bit 0 of port 2
	P2.0/nEIR0	I	Secondary	External interrupt request 0 input pin
		I/O	Primary	Bit 7 of port 3
P3.7/TMCLK3	ı	Secondary	External clock input pin for timer 3	
	D0 0771401140	I/O	Primary	Bit 6 of port 3
	P3.6/TMCLK2	ı	Secondary	External clock input pin for timer 2
P3.5/TMCLK1	I/O	Primary	Bit 5 of port 3	
	P3.5/TMCLK1	ı	Secondary	External clock input pin for timer 1
		I/O	Primary	Bit 4 of port 3
	P3.4/TMCLK0	ı	Secondary	External clock input pin for timer 0
I/O Ports		1/0	Primary	Bit 3 of port 3
	P3.3/	.,,	1 minary	If timer 1 is set to the compare-output or PWM modes, this pin is an
	TMIN1/	I/O	Secondary	output.
	TMOUT1	1/0	o coomaan y	If set to the capture mode, this pin is an input.
		I/O	Primary	Bit 2 of port 3
	P3.2/		- ,	If timer 0 is set to the compare-output or PWM modes, this pin is an
	TMIN1/	I/O	Secondary	output.
	TMOUT0		1	If set to the capture mode, this pin is an input.
	P3.1	I/O	_	Bit 1 of port 3
	P3.0	I/O	_	Bit 0 of port 3
	D4.7/00UT	I/O	Primary	Bit 7 of port 4
	P4.7/SOUT	0	Secondary	Serial data output pin for UART serial port
	D4.0/01N1	I/O	Primary	Bit 6 of port 4
	P4.6/SIN	ı	Secondary	Serial data input pin for UART serial port
	D. 4. 5. (T.) (D.	I/O	Primary	Bit 5 of port 4
	P4.5/TXD	0	Secondary	Transmit data output pin for UART/synchronous serial port
	D.4.4/D\/D	I/O	Primary	Bit 4 of port 4
	P4.4/RXD	ı	Secondary	Receive data input pin for UART/synchronous serial port
			Primary	Bit 3 of port 4
	P4.3/TXC	I/O	Secondary	Transmit clock I/O pin for UART/synchronous serial port
			Primary	Bit 2 of port 4
	P4.2/RXC	I/O	Secondary	Receive clock I/O pin for UART/synchronous serial port
	P4.1	I/O		Bit 1 of port 4
	P4.0	1/0	_	Bit 0 of port 4
	1 7.0	", O		Dit o or port =

PIN DESCRIPTION (3)

Classification	Pin Name	I/O	Function	Description				
		I/O	Primary	Bit 7 of port 5				
	P5.7/DTR	0	Secondary	DTR signal output pin for UART serial port				
,			Primary	Bit 6 of port 5				
	P5.6/RTS	0	Secondary	RTS signal output pin for UART serial port				
İ			Primary					
	P5.5/CTS	ı	Secondary	CTS signal input pin for UART serial port				
•		I/O	Primary	Bit 4 of port 5				
	P5.4/DSR	I	Secondary	DSR signal input pin for UART serial port				
İ		I/O	Primary	Bit 3 of port 5				
	P5.3/DCD	ī	Secondary	DCD signal input pin for UART serial port				
•		I/O	Primary	Bit 2 of port 5				
	P5.2/RI	I	Secondary	RI signal input pin for UART serial port				
,		I/O	Primary	Bit 1 of port 5				
	P5.1/OUT1	0	Secondary	OUT1 signal output pin for UART serial port				
,			Primary	Bit 0 of port 5				
	P5.0/OUT2	0	Secondary	OUT2 signal output pin for UART serial port				
,			Primary	Bit 7 of port 6				
	P6.7/nBACK	0	Secondary	Bus release request acknowledged signal output pin				
•		1/0	Primary	Bit 6 of port 6				
I/O Ports	P6.6/nBREQ	1/0	Secondary	Bus release request signal input pin				
•		1/0	Primary	Bit 5 of port 6				
	P6.5/DACK1	0	Secondary	Data transfer request 1 acknowledged signal output pin				
,			Primary	Bit 4 of port 6				
	P6.4/DACK0	0	Secondary	Data transfer request 0 acknowledged signal output pin				
•		1/0	Primary	Bit 3 of port 6				
	P6.3/nDREQ1	1/0	Secondary	Data transfer request 1 signal input pin				
•		I/O	Primary	Bit 2 of port 6				
	P6.2/nDREQ0	1/0		Data transfer request 0 signal input pin				
,	P6.1	I/O	Secondary	Bit 1 of port 6				
,	P6.0			Bit 0 of port 6				
,	P7.7	I/O I/O		Bit 7 of port 7				
,	P7.6	1/0		Bit 6 of port 7				
,	P7.5	1/0		Bit 5 of port 7				
,	P7.4			Bit 4 of port 7				
,	P7.3	I/O I/O	_	Bit 3 of port 7				
•	P7.2	1/0		Bit 2 of port 7				
•								
,	P7.1 P7.0	I/O I/O	- -	Bit 1 of port 7				
LICD Dowt			_	Bit 0 of port 7				
USB Port	D+	1/0		USB data I/O pins				
	D-	I/O		T. () () ()				
	TCK	!		Test clock input pin				
Debug	TMS	!	_	Test mode select pin				
Interface	TDI	I		Test data input pin				
,	TDO	0		Test data output pin				
	nTRST	!		Boundary scan logic reset input pin				
Interrupt	nEFIQ	!		External FIQ (high-speed interrupt) interrupt request signal input pin				
,	nEA	!		Normally connected to ground				
0	nRST	ı		System reset signal input pin for this LSI device				
System	DDOEL	١.		During a system reset of this LSI device, this pin sets the bank 0 data				
Control	DBSEL	I	_	bus width. To set a 16-bit bus width, connect to V _{DD} . To set an 8-bit bus				
+			1	width, connect to GND.				
	TECT	l I	_	This pin sets the test and debug modes for this LSI device. Normally				
	TEST							
Dower Cumb				connected to GND.				
Power Supply	V _{DD} V _{SS}	I	_	Power supply pin. Connect all V _{DD} pins to the power supply. Ground pin. Connect all V _{SS} pins to GND.				

OVERVIEW OF INTERNAL PERIPHERAL FUNCTIONS

I/O Ports

The 64 I/O ports are configured from the 8-bit ports P0 to P7. Each bit of each port can be specified as an input or output. If specified as an input, the port becomes a high impedance input. In addition to their port function (primary function), some ports are assigned secondary functions such as an external interface function or an I/O pin for an internal peripheral.

Timers

The timers consist of a 2-channel 16-bit flexible timer and a 2-channel 16-bit general-purpose timer. A count clock can be selected for each channel.

- Flexible timer
 - Operating modes: auto-reload timer, compare-output, PWM, capture
- General-purpose timer
 - Auto-reload timer
- Synchronous timer operation
 - Timer channel can be started and stopped in union.
- Count clock

A count clock can be selected for each timer as: 1/1, 1/2, 1/4, 1/8, 1/16, and 1/32 of the system clock, or as an external clock.

Time Base Generator

The time base generator consists of the time base counter, which drives frequency dividers deriving the time base signals for on-chip peripherals from the system clock signals, and a watchdog timer, which counts time base clock cycles and produces a system reset signal when its internal counter overflows.

UART Serial Port

Functionally the same as the 16550A, the UART serial port is equipped with 16-byte FIFOs for both receive and transmit, modem control signals, a dedicated baud rate generator, etc.

- Full duplex operation
- Independent controls for transmit, receive, line status and data set interrupt
- Modem control signals: CTS, DSR, DCD, DTR, RTS and RI
- Built-in dedicated baud rate generator
- Data length: 5, 6, 7, or 8 bits
- Stop bit: 1, 1.5, or 2 bits
- Parity: odd, even, or none
- Detection of receive errors: parity error, framing error, overrun error, or data error of break interrupt

UART/Synchronous Serial Port

The UART/synchronous serial port is a serial port that operates in two communication modes, the UART mode and synchronous mode. In the UART mode, characters units are synchronized according to the controlled start bit and stop bit, and data is transferred. In the synchronous mode, the data transfer is synchronized to the controlled shift clock.

- Built-in dedicated baud rate generator
- Data length: 7 or 8 bits
- Stop bit: 1 or 2 bits (UART mode only)
- Parity: even or odd parity (none in the synchronous mode)
- Detection of receive errors: parity error, framing error, and overrun error (only overrun error in the synchronous mode)
- Full-duplex operation

Interrupt Controller

The interrupt controller manages interrupt requests from 9 external sources and 13 internal sources, and passes them on to the CPU as interrupt request (IRQ) or fast interrupt request (FIQ) exception requests. An interrupt level can be set for each interrupt and priority can be controlled.

- Supports 9 external interrupt sources from nEFIQ and nEIR [7:0] pins and 13 internal interrupt sources from internal peripherals such as the USB device controller and the timers.
- To simplify the control of interrupt priority, 8 interrupt levels can be set for each interrupt source.
- The interrupt controller assigns a unique interrupt number to each interrupt source to permit rapid branching to the appropriate routine.

Direct Memory Access (DMA) Controller

The direct memory access (DMA) controller is used instead of the CPU to transfer data between internal memory, internal peripherals, external memory and memory mapped external devices.

- Built-in 2 channels
- Supports 64MB address area
- Transfer data size: 8 or 16 bits
 Maximum transferring: 65536 times
- Addressing modes: single or dual address mode
 Bus modes: cycle-steal or burst mode
- Supports transfer requests from nDREQ[0:1] pins, internal peripheral devices and software.
- Generates transfer complete interrupt requests when transfer is completed.

Universal Serial Bus (USB) Device Controller

The USB device controller consists of a protocol engine to control the USB communications protocol, DPLL, status/control, FIFO control, a USB transceiver, etc. The USB device controller conforms to USB spec. 1.1 full-speed (12Mbps).

- Supports the 4 types of transfers that are specified by the USB standard. (control transfer, bulk transfer, isochronous transfer, and interrupt transfer)
- Remote wakeup function
- Adaptable to USB bus powered devices
- 4 endpoint addresses

Endpoint FIFO contents and functions

Endpoint	Ī	FIFO contents	Transfer mode
EP0	64 bytes	×1 (transmit)	Control
64 bytes	×1 (receive)	Control	
EP1	64 bytes	×1 (transmit-receive)	Bulk, interrupt
EP2	64 bytes	× 2 (transmit-receive)	Bulk, interrupt, isochronous
EP3	256 bytes	× 2 (transmit-receive)	Bulk, interrupt, isochronous

External Memory Controller

The external memory controller generates control signals for accessing external memory (ROM, RAM, DRAM, etc.) and peripheral devices mapped in the external memory space, and arbitrates external bus requests from external devices.

- Manages memory by dividing the memory space into 4 banks
 - 2 banks of ROM, SRAM, and I/O
 - 2 banks of DRAM
 - Each bank has a 16MB address space.
 - Bus width (8 or 16 bits) and wait cycles can be specified for each bank.
- ROM, SRAM and I/O can be connected directly.
 - Outputs a strobe signal for the ROM, SRAM and I/O.
- DRAM can be connected directly.
 - Row and column addresses are output as multiplexed signals.
 - Random access mode or high-speed page mode
 - Supports CAS before RAS refresh and self-refresh.

Clock Control

The clock controller generates and controls the system clock based on the internal oscillator circuit and phase locked loop (PLL). It also controls the transitions to and from standby modes (HALT and STOP modes) and returns to normal operation of mode.

- It offers a choice of divider ratio for adjusting operating clock frequency to match the load processing.

When using PLL: $2 \times f$, f, f/2 Not using PLL: f, f/2, f/4, f/8

f = input clock frequency

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rated value	Unit
Supply voltage	V_{DD}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-0.3 to +4.6	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Input voltage	V _{IN}	V _{DD} GND = 0 V	-0.3 to V _{DD} +0.3	V
Output current	Io	Ta = 25°C	12	mA
Power dissipation	P_{D}	14 - 25 0	1	W
Storage temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

(GND = 0 V)

					, ,	<u> </u>
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	V_{DD}	_	3.0	3.3	3.6	1/
Storage holding voltage	V_{DDH}	$f_C = 0 Hz$	2.0	_	3.6	V
Operating frequency	f _C	$V_{DD} = 3.0 \text{ to } 3.6$	4	_	24	MHz
Ambient temperature	Та	_	-10	25	+70	°C

Input Clock Conditions

Connecting a crystal oscillator

PLLEN Pin	Input frequency	Operating frequency (f _C)
"H" Level	6 to 12 MHz	12 to 24 MHz
"L" Level	4 to 12 MHz	4 to 12 MHz

Using an external clock supply

PLLEN Pin	Input frequency	Operating frequency (f _C)
"H" Level	6 to 12 MHz	12 to 24 MHz
"L" Level	4 to 48 MHz	4 to 24 MHz

ELECTRICAL CHARACTERISTICS

DC Characteristics (1)

`,		($(V_{DD} = 3.0 \text{ to } 3.6 \text{ V, GND} = 0 \text{ V, Ta} = -10 \text{ to } +70^{\circ} \text{ C}$				
Parameter	Symbol	Condition	Min.	Typ. (*1)	Max.	Unit	
H-level input voltage 1	V_{IH1}		$0.76 \times V_{DD}$		5.5		
H-level input voltage 2, 3	V_{IH2}		$0.76 \times V_{DD}$		V _{DD} +0.3		
H-level input voltage 4	V _{IH3}	_	2.0		5.5		
L-level input voltage 1, 2, 3	V_{IL1}		-0.3		$0.2 \times V_{DD}$	V	
L-level input voltage 4	V_{IL2}		-0.3		0.8	V	
H-level output voltage	V _{OH}	I _{OH} = -4 mA	2.2 V _{DD} -0.2				
I I al a la fa de alla a		$I_{OH} = -100 \mu A$	V _{DD} -0.2		-		
L-level output voltage	V _{OL}	I _{OL} = 4 mA	_	_	0.4		
Input leakage current	$ I_{Ll} $	$V_I = 0/V_{DD}$	_		1.0 (*2)		
Output leakage current	$ I_{LO} $	$V_O = 0/V_{DD}$		_	1.0 (*2)		
H-level input current 3	I _{IH}	$V_{l} = V_{DD}$ Pull-down resistor $50k\Omega$	20	66	200	μА	
L-level input current 2	I _{IL}	$V_{_{I}}$ = 0 V Pull-up resistor 50k Ω	-200	-60	-20		
Input pin capacitance	C_{l}		_	6	_		
Output pin capacitance	C_o	_		9	_	pF	
I/O pin capacitance	C _{IO}	_	_	10	_		
Current consumption	ı	(*3)	_	3	150	μΑ	
(in STOP mode)	I _{DDS}	(*4)	_	20	500	μΛ	
Current consumption (in HALT mode)	I _{DDH}	f _C = 24 MHz	_	35	50	mA	
Current consumption (during operation)	I _{DD}	No load	_	70	105	ША	

- 1. Applied to PIO7 to PIO0, nEFIQ, nEA, DBSEL, TEST, and PLLEN
- 2. Applied to nRST, TDI, TMS, and TCK
- 3. Applied to nTRST
- 4. Applied to XD0 to XD15
- (*1): Typ. indicates values for the case where V_{DD} = 3.3 V and Ta = 25°C.
- (*2): 50 μ A when Ta is 50°C or above.
- (*3): Ta = -10 to $+50^{\circ}$ C
- (*4): Ta = +50 to +70°C

DC Characteristics (2) USB Port (D+, D-)

	$(V_{DD} = 3.0 \text{ to})$	3.6 V, GND	= 0 V, 1a = 0	1000000000000000000000000000000000000		
Parameter	Symbol	Condition	Min.	Typ. (*1)	Max.	Unit
Differential input sensitivity	VDI	{(D+)-(D-)}	0.2		_	
Differential common mode range	VCM	Including VDI part	0.8		2.5	.,
Single ended receiver threshold	VSE	_	0.8		2.0	V
H-level output voltage	V_{OH}	15kΩ to GND	2.8		3.6	
L-level output voltage	V_{OL}	15kΩ to 3.6 V	_		0.3	
Output leakage current	I _{LO}	0 V <v<sub>IN<v<sub>DD</v<sub></v<sub>	-10	_	+10	μА

(*1): Typ. indicates values for the case where V_{DD} = 3.3 V and Ta = 25°C.

AC Characteristics

Clock timing

		(V _{DE}	$_{0}$ = 3.0 to 3.6	V, GND = 0) V, Ta = - ²	10 to +70°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Clock frequency	f _C		4	_	24	MHz
Clock cycle time	t _c	V _{DD} = 3.0 to 3.6 V	42	_	250	ns
Clock H-level pulse width	t _{CH}		15	_	_	
Clock L-level pulse width	t _{CL}		15	_	_	
External clock input frequency	f_{EXC}		4	_	24	MHz
External clock input cycle time	t _{EXC}		42	_	250	ns
External clock input H-level pulse width	t _{EXCH}		15	_	_	
External clock input L-level pulse width	t _{EXCL}		15	_	_	
Clock rise time	t _R	_	_	_	5	
Clock fall time	t _F	_	_	_	5	
External clock input rise time	t _{EXR}	_	_	_	5	
External clock input fall time	t _{EXF}	_	_	_	5	

Control signal timing

Control signal tilling			$(V_{DD} = 3.0 \text{ to } 3)$	3.6 V, GND =	0 V, Ta = -10	0 to +70°C)	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
nRST pulse width (*1)	t _{RSTW1}	_	2 t _c	_	_	ns	
nRST pulse width (*2)	t _{RSTW2}	_	Oscillation stabilization time	_	_	_	
nEFIQ pulse width	t _{EFIQW}	_	2 t _C	_	_		
nEIR pulse width	t _{EIRW}	_	2t _c	_	_	200	
TMIN pulse width	t _{TMINW}	_	2 t _C	_	_	ns	
TMCLK pulse width	t _{TMCLKW}	_	2 t _C	_	_		
TCX, RXC frequency	f _{SC}	_	_	_	1/4 f _C	MHz	
TXC, RXC H-level pulse width	t _{SCLKH}	_	2 t _C	_	_		
TXC, RXC L-level pulse width	t _{SCLKL}	_	2 t _C	_	_		
TXD delay time	t _{TXD}	$C_{L} = 50 \text{ pF}$	_	_	1 t _c +22		
RXD setup time	t _{RXS}	_	0.5 t _C	_	_	no	
RXD hold time	t _{RXH}	_	1.5 t _C	_	_	ns	
nDREQ0, nDREQ1 setup time	t _{REQS}	_	1.0	_	_		
nDREQ0, nDREQ1 hold time	t _{REQH}	_	2.6		_		
DACK0, DACK1 delay time	t _{DACKD}	$C_{L} = 50 \text{ pF}$	2.4	_	15.2		

- (1*): Not including when power is turned on and during STOP mode (2*): When power is turned on and also during STOP mode


External bus timing

$(V_{DD} = 3.0 \text{ to } 3.6 \text{ V})$	/, GND = 0 V, Ta =	_10 to +70°C)


		(V DD	0.0 10 0.0	, CITE 0	v, iu	10 10 170 0)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
XA[23:1], nLB/XA0 delay time	t _{XAD}		0	_	12	
XD[15:0] output delay time	t _{XDOD}		2	_	18	
XD[15:0] output hold time	t_{XDOH}		9	_	_	
XD[15:0] input setup time	t _{XDIS}		12	_	_	ns
XD[15:0] input hold time	t _{XDIH}		0	_	_	
nXWAIT setup time	t _{xwaits}		0	_	_	
nXWAIT hold time	t _{xwaith}	l	0	_	_	
nHB delay time	t_{HBD}		0	_	9	
nCS[1:0] delay time	t _{CSD}	C _L = 50 pF	0	_	10	
nWRE, nWRH, nWRL delay time	t_{WRD}		0	_	9	
nRD assert delay time	$t_{\! ext{RDD}}$		0	_	8	
nR/W assert delay time	$t_{\!\scriptscriptstyle RWD}$		0		10	
nRAS[1:0] assert delay time	t _{RASD}		1	_	10	
nCAS assert delay time	t _{CASD}		1	_	10	
nWE, nWH, nWL assert delay time	t _{WED}		1	_	12	
nBREQ setup time	t _{BREQS}		11	_	_	
nBREQ hold time	t _{BREQH}		0	_	_	
nBACK delay time	t _{BACKD}		2	_	13	
High impedance delay time	t_{xHD}		3	l —	12	

TIMING DIAGRAMS


Clock Timing




Control Signal Timing




\overline{DMA} Timing



nXWAIT Signal Input Timing




External Bus Release Timing





External Bus Timing


Bank 0, 1 write cycle




Bank 0, 1 read cycle









Bank 2, 3 read cycle



CAS before RAS (CBR) refresh




Self-refresh



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-todate
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.