

### CY8C20X36A/46A/66A/96A

# CapSense<sup>®</sup> Applications

#### **Features**

- 1.71 V to 5.5 V operating range
- Low power CapSense<sup>®</sup> block
  - □ Configurable capacitive sensing elements
  - □ Supports combination of CapSense buttons, sliders, touchpads, touchscreens, and proximity sensors
- Powerful Harvard architecture processor
  - □ M8C CPU speed can be up to 24 MHz or sourced by an external crystal, resonator, or clock signal
  - □ Low power at high speed
  - □ Interrupt controller
  - □ Temperature range: -40 C to +85 C
- Flexible on-chip memory
  - □ Three program/data storage size options:
    - CY8C20x36A: 8K Flash / 1K SRAM
    - CY8C20x46A, CY8C20x96A: 16K Flash/2K SRAM
    - CY8C20x66A: 32K Flash/2K SRAM
  - □ 50,000 Flash Erase/Write cycles
  - □ Partial Flash updates
  - □ Flexible protection modes
  - □ In-System Serial Programming (ISSP)
- Full Speed USB
  - □ Available on CY8C20646A, CY8C20666A, CY8C20x96A only
  - □ 12 Mbps USB 2.0 compliant
  - □ Eight unidirectional endpoints
  - □ One bidirectional control endpoint
  - □ Dedicated 512 byte buffer
  - □ Internally regulated at 3.3V
- Precision, programmable clocking
  - □ Internal Main Oscillator (IMO): 6/12/24 MHz ± 5%
  - □ Internal Low Speed Oscillator (ILO) at 32 kHz for Watchdog and Sleep Timers
  - ☐ Precision 32 kHz oscillator for optional external crystal
  - □ 0.25% accuracy for USB with no external components (CY8C20646A, CY8C20666A, CY8C20x96A only)
- Programmable pin configurations
  - □ Up to 36 general purpose I/Os (GPIOs) (depending on package)
  - Dual mode GPIO: All GPIOs support digital I/O and analog inputs
  - □ 25 mA sink current on each GPIO
    - · 120 mA total sink current on all GPIOs
  - □ Pull up, High Z, Open Drain modes on all GPIO
  - ☐ CMOS drive mode 5 mA source current on ports 0 and 1 and 1 mA on ports 2, 3, and 4
    - · 20 mA total source current on all GPIOs
  - □ Selectable, regulated digital I/O on port 1
  - Configurable input threshold on port 1
  - ☐ Hot swap capability on all Port 1 GPIO

- Versatile analog mux
  - □ Common internal analog bus
  - □ Simultaneous connection of I/O
  - ☐ High PSRR comparator
  - □ Low dropout voltage regulator for all analog resources
- Additional system resources
  - □ I<sup>2</sup>C Slave:
  - Selectable to 50 kHz, 100 kHz, or 400 kHz
  - No clock stretching (under most conditions)
  - Implementation during sleep modes with less than 100 μA
  - · Hardware address validation
  - □ SPI master and slave: Configurable 46.9 kHz to 12 MHz
  - ☐ Three 16-Bit timers
  - □ Watchdog and sleep timers
  - □ Internal voltage reference
  - □ Integrated supervisory circuit
  - □ 8 to 10-Bit incremental analog-to-digital converter (ADC)
    - Not available on CY8x20xx6AN versions
  - Two general purpose high speed, low power analog comparators
- Complete development tools
  - □ Free development tool (PSoC Designer™)
  - □ Full featured, In-Circuit Emulator (ICE) and Programmer
  - □ Full speed emulation
  - Complex breakpoint structure
  - □ 128K trace memory
- Package options
  - □ CY8C20x36A:
    - 16-Pin 3 x 3 x 0.6 mm QFN
    - 24-Pin 4 x 4 x 0.6 mm QFN
  - 32-Pin 5 x 5 x 0.6 mm QFN
  - 48-Pin SSOP
  - 48-Pin 7 x 7 x 1.0 mm QFN
  - □ CY8C20x46A:
    - 16-Pin 3 x 3 x 0.6 mm QFN
    - 24-Pin 4 x 4 x 0.6 mm QFN
    - 30-Ball WLCSP
    - 32-Pin 5 x 5 x 0.6 mm QFN
    - 48-Pin SSOP
    - 48-Pin 7 x 7 x 1.0 mm QFN (with USB)
  - □ CY8C20x96A:
    - 24-Pin 4 x 4 x 0.6 mm QFN (with USB)
  - 32-Pin 5 x 5 x 0.6 mm QFN (with USB)
  - □ CY8C20x66A:
    - 32-Pin 5 x 5 x 0.6 mm QFN
  - 48-Pin 7 x 7 x 1.0 mm QFN (with USB)
  - 48-Pin SSOP
  - 30-Ball WLCSP

Cypress Semiconductor Corporation

Document Number: 001-54459 Rev. \*D

198 Champion Court


San Jose, CA 95134-1709

•408-943-2600

Revised May 28, 2010



## **Logic Block Diagram**



#### Note

Internal voltage regulator for internal circuitry

Document Number: 001-54459 Rev. \*D

## CY8C20X36A/46A/66A/96A



## **Contents**

Features	1
Logic Block Diagram	2
Contents	3
PSoC® Functional Overview	
PSoC Core	
CapSense System	4
Additional System Resources	
Getting Started	5
Application Notes	
Development Kits	
Training	
CYPros Consultants	
Solutions Library	
Technical Support	
Designing with PSoC Designer	
Configure Components	
Organize and Connect	
Generate, Verify, and Debug	
Pinouts	
16-Pin QFN (No E-Pad)	7
24-Pin QFN	8
24-Pin QFN with USB	
30-Ball Part Pinout	
32-Pin QFN	
32-Pin QFN (with USB)	12
48-Pin SSOP	
48-Pin QFN48-Pin QFN with USB	15
48-Pin QFN OCD	16
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Chip-Level Specifications	
DC General Purpose I/O Specifications	
DC Analog Mux Bus Specifications	. 21
DC Low Power Comparator Specifications	. 21
Comparator User Module	
Electrical Specifications	. 22

ADC Electrical Specifications	22
DC POR and LVD Specifications	
DC Programming Specifications	23
AC Chip-Level Specifications	
AC General Purpose I/O Specifications	
AC Comparator Specifications	
AC External Clock Specifications	
AC Programming Specifications	
AC I2C Specifications	
Packaging Information	32
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Peak Temperature	37
Development Tool Selection	
Software	
Development Kits	38
Evaluation Tools	39
Device Programmers	
Accessories (Emulation and Programming)	40
Third Party Tools	
Build a PSoC Emulator into Your Board	
Ordering Information	41
Ordering Code Definitions	42
Document Conventions	43
Acronyms Used	43
Units of Measure	43
Numeric Naming	43
Glossary	44
Reference Documents	
Document History Page	45
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	46



## PSoC® Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The Core
- CapSense Analog System
- System Resources (including a full speed USB port).

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20x36A/46A/66A/96A PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 36 GPIO are also included. The GPIO provides access to the MCU and analog mux.

#### **PSoC Core**

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard architecture microprocessor.


#### CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1V or 1.2V analog reference, which together support capacitive sensing of up to 33 inputs<sup>[2]</sup>. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

#### SmartSense™

SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides a robust noise immunity. It is the only autotuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.

Figure 1. CapSense System Block Diagram



#### Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

#### Note

36 GPIOs= 33 pins for capacitive sensing+2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.

Document Number: 001-54459 Rev. \*D



#### Additional System Resources

System resources provide additional capability, such as configurable USB and I<sup>2</sup>C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I<sup>2</sup>C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I<sup>2</sup>C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I<sup>2</sup>C enhanced slave interface appears as a 32-byte RAM buffer to the external I<sup>2</sup>C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced Power-On-Reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

## **Getting Started**

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for the CY8C20x36A/46A/66A/96A PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at www.cypress.com/psoc.

#### **Application Notes**

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located at www.cypress.com/psoc. Select Application Notes under the Documentation tab.

### **Development Kits**

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark. Refer to Development Kits on page 38.

#### **Training**

Free PSoC and CapSense technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

### **CYPros Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

#### **Solutions Library**

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

For assistance with technical issues, search KnowledgeBase articles and forums at <a href="https://www.cypress.com/support">www.cypress.com/support</a>. If you cannot find an answer to your question, create a technical support case or call technical support at 1-800-541-4736.

Document Number: 001-54459 Rev. \*D Page 5 of 46



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs.

These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in the following four steps:

- 1. Select components
- 2. Configure components
- 3. Organize and connect
- 4. Generate, verify, and debug

#### Select Components

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components. These components are called user modules. User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

#### **Configure Components**

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Timer User Module configures one digital PSoC block. The user module parameters permit you to establish the period, mode, and timer clock. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

User modules are documented in datasheets that are viewed directly in PSoC Designer. These datasheets explain the internal operation of the component and provide performance specifications. Each datasheet describes the use of each user module parameter and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move to developing code for the project, you perform the 'Generate Configuration Files' step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. Based on your design, software is generated. Application programming interfaces (APIs) are provided with high level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both. The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Number: 001-54459 Rev. \*D Page 6 of 46




### **Pinouts**

The CY8C20x36A/46A/66A/96A PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However,  $V_{SS}$ ,  $V_{DD}$ , and XRES are not capable of Digital I/O.

#### 16-Pin QFN (No E-Pad)

Table 1. Pin Definitions - CY8C20236A, CY8C20246A PSoC Device

Pin	Туре		Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	ı	P2[3]	Crystal input (XIn)
3	IOHR	Į	P1[7]	I <sup>2</sup> C SCL, SPI SS
4	IOHR	Į	P1[5]	I <sup>2</sup> C SDA, SPI MISO
5	IOHR	Į	P1[3]	SPI CLK
6	IOHR I P1[1] ISSP C		ISSP CLK <sup>[1]</sup> , I <sup>2</sup> C SCL, SPI MOSI	
7	Po	wer	V <sub>SS</sub>	Ground connection
8	IOHR	I	P1[0]	ISSP DATA <sup>[1]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[2]</sup>
9	IOHR	Į	P1[2]	
10	IOHR	I	P1[4]	Optional external clock (EXTCLK)
11	In	out	XRES	Active high external reset with internal pull down
12	IOH	I	P0[4]	
13	Po	Power		Supply voltage
14	IOH	ļ	P0[7]	
15	IOH	I	P0[3]	Integrating input
16	IOH	I	P0[1]	Integrating input



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

<sup>1.</sup> On power up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

Alternate SPI clock.




#### 24-Pin QFN

Table 2. Pin Definitions - CY8C20336A, CY8C20346A [1]

Pin	Туре		Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[2]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8			NC	No connection
9	Po	wer	$V_{SS}$	Ground connection
10	IOHR	I	P1[0]	ISSP DATA <sup>[2]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[3]</sup>
11	IOHR	1	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	ı	P1[6]	
14	In	put	XRES	Active high external reset with internal pull down
15	I/O	ı	P2[0]	
16	IOH	I	P0[0]	
17	IOH	I	P0[2]	
18	IOH	I	P0[4]	
19	IOH	I	P0[6]	
20	Po	wer	$V_{DD}$	Supply voltage
21	IOH	I	P0[7]	
22	IOH	ı	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	ı	P0[1]	Integrating input
СР	Power		V <sub>SS</sub>	Center pad must be connected to ground

Figure 3. CY8C20336A, CY8C20346A PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Document Number: 001-54459 Rev. \*D Page 8 of 46

<sup>1.</sup> The center pad (CP) on the QFN package must be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to

ground, it must be electrically floated and not connected to any other signal.

On power up , the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues

<sup>3.</sup> Alternate SPI clock.




#### 24-Pin QFN with USB

Table 3. Pin Definitions - CY8C20396A PSoC Device [1]

D: 11	Тур	ре	Name	December 1 and		
Pin No.	Digital	Digital Analog		Description		
1	I/O	I	P2[5]			
2	I/O	I	P2[3]			
3	I/O	I	P2[1]			
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS		
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO		
6	IOHR	I	P1[3]	SPI CLK		
7	IOHR	I	P1[1]	ISSP CLK <sup>[2]</sup> , I <sup>2</sup> C SCL, SPI MOSI		
8	Pov	ver	$V_{SS}$	Ground		
9	I/O	I	D+	USB D+		
10	I/O	I	D-	USB D-		
11	Pov	ver	$V_{DD}$	Supply		
12	IOHR	I	P1[0]	ISSP DATA <sup>[2]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>3</sup>		
13	IOHR	I	P1[2]			
14	IOHR	I	P1[4]	Optional external clock input (EXTCLK)		
15	IOHR	I	P1[6]			
16	RESET	INPUT	XRES	Active high external reset with internal pull down		
17	IOH	I	P0[0]			
18	IOH	I	P0[2]			
19	IOH	I	P0[4]			
20	ЮН	I	P0[6]			
21	IOH	I	P0[7]			
22	IOH	I	P0[5]			
23	IOH	I	P0[3]	Integrating input		
24	IOH I		P0[1]	Integrating input		
СР	Pov	ver	V <sub>SS</sub>	Thermal pad must be connected to Ground		

Figure 4. CY8C20396A PSoC Device



3. Alternate SPI clock

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

<sup>1.</sup> The center pad (CP) on the QFN package must be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it

must be electrically floated and not connected to any other signal.

On power up , the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.




## **30-Ball Part Pinout**


Table 4. CY8C20766A, CY8C20746A 30-Ball Part Pinout (WLCSP)

Pin No.	n No. Type		Name	Description
	Digital	Analog		<u> </u>
A1	IOH	ı	P0[2]	
A2	IOH	ı	P0[6]	
A3	Pow	er	V <sub>DD</sub>	Supply voltage
A4	IOH	I	P0[1]	Integrating Input
A5	I/O	I	P2[7]	
B1	I/O	I	P2[6]	
B2	IOH	I	P0[0]	
B3	IOH	I	P0[4]	
B4	IOH	I	P0[3]	Integrating Input
B5	I/O	I	P2[5]	Crystal Output (Xout)
C1	I/O	I	P2[2]	
C2	I/O	I	P2[4]	
C3	IOH	I	P0[7]	
C4	IOH	I	P0[5]	
C5	I/O	I	P2[3]	Crystal Input (Xin)
D1	I/O	I	P2[0]	
D2	I/O	I	P3[0]	
D3	I/O	I	P3[1]	
D4	I/O	Į	P3[3]	
D5	I/O	I	P2[1]	
E1	Inpu	it	XRES	Active high external reset with internal pull down
E2	IOHR	I	P1[6]	
E3	IOHR	I	P1[4]	Optional external clock input (EXT CLK)
E4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
E5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
F1	IOHR	I	P1[2]	
F2	IOHR	I	P1[0]	ISSP DATA <sup>[1]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[2]</sup>
F3	Pow	er	$V_{SS}$	Supply ground
F4	IOHR	I	P1[1]	ISSP CLK <sup>[1]</sup> , I <sup>2</sup> C SCL, SPI MOSI
F5	IOHR	I	P1[3]	SPI CLK

Figure 5. CY8C20766A 30-Ball WLCSP Bottom View



#### **Top View**



Document Number: 001-54459 Rev. \*D

Page 10 of 46

<sup>1.</sup> On power up , the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.


<sup>2.</sup> Alternate SPI clock.



#### 32-Pin QFN

Table 5. Pin Definitions - CY8C20436A, CY8C20446A, CY8C20466A PSoC Device [1]

Pin	Туре		Nama	December 1
No.	Digital	Analog	Name	Description
1	IOH	I	P0[1]	Integrating input
2	I/O	I	P2[7]	
3	I/O	ı	P2[5]	Crystal output (XOut)
4	I/O	ı	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
9	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK <sup>[2]</sup> , I <sup>2</sup> C SCL, SPI MOSI.
12	Po	wer	$V_{SS}$	Ground connection.
13	IOHR	I	P1[0]	ISSP DATA <sup>[2]</sup> , I <sup>2</sup> C SDA., SPI CLK <sup>[3]</sup>
14	IOHR	I	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	ı	P3[2]	
20	I/O	ı	P2[0]	
21	I/O	I	P2[2]	
22	I/O	I	P2[4]	
23	I/O	I	P2[6]	
24	IOH	I	P0[0]	
25	IOH	I	P0[2]	
26	IOH	I	P0[4]	
27	IOH	I	P0[6]	
28	Po	wer	$V_{DD}$	Supply voltage
29	IOH	I	P0[7]	
30	IOH	I	P0[5]	
31	IOH	I	P0[3]	Integrating input
32	Power		$V_{SS}$	Ground connection
СР	Power		V <sub>SS</sub>	Center pad must be connected to ground



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Document Number: 001-54459 Rev. \*D Page 11 of 46

The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it
must be electrically floated and not connected to any other signal.

<sup>2.</sup> On power up , the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

<sup>3.</sup> Alternate SPI clock.




### 32-Pin QFN (with USB)

Table 6. Pin Definitions - CY8C20496A PSoC Device [1]

Pin	Ту	/pe	Name	December 1
No.	Digital	Analog	Name	Description
1	IOH	I	P0[1]	Integrating Input
2	I/O	I	P2[5]	XTAL Out
3	I/O	I	P2[3]	XTAL In
4	I/O	l	P2[1]	
5	IOHR		P1[7]	I <sup>2</sup> C SCL, SPI SS
6	IOHR	l	P1[5]	I <sup>2</sup> C SDA, SPI MISO
7	IOHR	I	P1[3]	SPI CLK
8	IOHR		P1[1]	ISSP CLK <sup>[2]</sup> , I <sup>2</sup> C SCL, SPI MOSI
9	Po	wer	$V_{SS}$	Ground Pin
10		!	D+	USB D+
11		I	D-	USB D-
12	Po	wer	$V_{DD}$	Power pin
13	IOHR	ļ	P1[0]	ISSP DATA <sup>[2]</sup> , I <sup>2</sup> C SDA, SPI CLKI <sup>[3]</sup>
14	IOHR		P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	ı	P2[0]	
21	I/O		P2[2]	
22	I/O	1	P2[4]	
23	I/O	ı	P2[6]	
24	IOH	I	P0[0]	
25	IOH	I	P0[2]	
26	IOH	l	P0[4]	
27	IOH	I	P0[6]	
28	Po	Power		Power Pin
29	IOH	I	P0[7]	
30	IOH	I	P0[5]	
31	IOH	I	P0[3]	Integrating Input
32	Power		$V_{SS}$	Ground Pin

Figure 7. CY8C20496A PSoC Device



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Document Number: 001-54459 Rev. \*D Page 12 of 46

The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it
must be electrically floated and not connected to any other signal.

<sup>2.</sup> On power up , the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

<sup>3.</sup> Alternate SPI clock.




#### 48-Pin SSOP

Table 7. Pin Definitions - CY8C20536A, CY8C20546A, and CY8C20566A PSoC Device<sup>[1]</sup>

Pin No.	Digital	Analog	Name	Description
1	IOH	I	P0[7]	
2	IOH	I	P0[5]	
3	IOH	I	P0[3]	Integrating Input
4	IOH	I	P0[1]	Integrating Input
5	I/O	I	P2[7]	
6	I/O	I	P2[5]	XTAL Out
7	I/O	I	P2[3]	XTAL In
8	I/O	I	P2[1]	
9			NC	No connection
10			NC	No connection
11	I/O	I	P4[3]	
12	I/O	1	P4[1]	
13			NC	No connection
14	I/O	I	P3[7]	
15	I/O	I	P3[5]	
16	I/O	I	P3[3]	
17	I/O	I	P3[1]	
18			NC	No connection
19			NC	No connection
20	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
21	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
22	IOHR	I	P1[3]	SPI CLK
23	IOHR	I	P1[1]	ISSP CLK <sup>[1]</sup> , I <sup>2</sup> C SCL, SPI MOSI
24		•	$V_{SS}$	Ground Pin
25	IOHR	I	P1[0]	ISSP DATA <sup>[1]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[2]</sup>
26	IOHR	I	P1[2]	
27	IOHR	I	P1[4]	Optional external clock input (EXT CLK)
28	IOHR	I	P1[6]	
29			NC	No connection
30			NC	No connection
31			NC	No connection
32			NC	No connection

Figure 8. CY8C20536A, CY8C20546A, and CY8C20566A PSoC Device



30			NC	No connection					
31			NC	No connection					
32			NC	No connection	Pin No.	Digital	Analog	Name	Description
33			NC	No connection	41	I/O	I	P2[2]	
34			NC	No connection	42	I/O	I	P2[4]	
35			XRES	Active high external reset with internal pull down	43	I/O	I	P2[6]	
36	I/O	I	P3[0]		44	IOH	I	P0[0]	
37	I/O	I	P3[2]		45	IOH	I	P0[2]	
38	I/O	I	P3[4]		46	IOH	I	P0[4]	
39	I/O	I	P3[6]		47	IOH	I	P0[6]	
40	I/O	I	P2[0]		48	Powe	r	$V_{DD}$	Power Pin

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

Document Number: 001-54459 Rev. \*D Page 13 of 46

On power up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues..

<sup>2.</sup> Alternate SPI clock.



#### 48-Pin QFN

Table 8. Pin Definitions - CY8C20636A PSoC Device [1, 2]





Figure 9. CY8C20636A PSoC Device



28	I/O		P3[2]					
29	I/O	İ	P3[4]	Pin No.	Digital	Analog	Name	Description
30	I/O	I	P3[6]	40	IOH	I	P0[6]	
31	I/O	1	P4[0]	41	Pov	ver	$V_{DD}$	Supply voltage
32	I/O	1	P4[2]	42			NC	No connection
33	I/O	1	P2[0]	43			NC	No connection
34	I/O	1	P2[2]	44	IOH	I	P0[7]	
35	I/O	ı	P2[4]	45	IOH	I	P0[5]	
36	I/O	I	P2[6]	46	IOH	I	P0[3]	Integrating input
37	IOH	ı	P0[0]	47	Pov	ver	$V_{SS}$	Ground connection
38	IOH	ı	P0[2]	48	IOH	I	P0[1]	
39	IOH	ı	P0[4]	CP	Pov	ver	$V_{SS}$	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Document Number: 001-54459 Rev. \*D Page 14 of 46

On power up , the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it
must be electrically floated and not connected to any other signal.

<sup>3.</sup> Alternate SPI clock.

Center pad must be connected to ground



## 48-Pin QFN with USB

Table 9. Pin Definitions - CY8C20646A, CY8C20666A PSoC Device [1, 2]

Pin No.	Digital	Analog	Name	Description	Figure 10. CY8C20646A, CY8C20666A PSoC Device  R					
1			NC	No connection					NC 14 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
2	I/O	1	P2[7]							
3	I/O	-	P2[5]	Crystal output (XOut)					2[7] = 2 35= P2[4] Al	
4	I/O	ı	P2[3]	Crystal input (XIn)			,	AI, XOut, P2		
5	I/O	1	P2[1]					AI, XIn, P2		
6	I/O	1	P4[3]						2[1] <b>b</b> 5 32 <b>c</b> P4[2],Al 4[3] <b>b</b> 6 <b>QFN</b> 31 <b>c</b> P4[0],Al	
7	I/O	1	P4[1]						4[1] <b>7</b> ( <b>Top View</b> ) 30 <b>=</b> P3[6] Al	
8	I/O	ı	P3[7]						10 View 30 P3[6] Al 29 P3[4], Al	
9	I/O	1	P3[5]						25   P3[2],Al	
10	I/O	ı	P3[3]					AL PS	[3] <b>=</b> 10 27 <b>=</b> P3[0], AI	
11	I/O	1	P3[1]					AI, PS	3[1] <b>=</b> 11 26 XRES	
12	IOHR	1	P1[7]	I <sup>2</sup> C SCL, SPI SS		AI,I	2 C SCL	, SPI SS, P1	1[7] = 12º 7 9 9 1 8 1 8 25  P1[6], AI	
13	IOHR	ı	P1[5]	I <sup>2</sup> C SDA, SPI MISO						
14		I	NC	No connection					7[5] NC NC 17[7] 7[7] P 1[3] D + D - D - Vdd 1[2] 17[4]	
15			NC	No connection					, A I, P1[5] NC NA , P1[3] OSI, P1[1] VSS VSS CLK, P1[0] CLK, P1[0]	
16	IOHR	<u> </u>	P1[3]	SPI CLK					OLL AL	
17	IOHR	I	P1[1]	ISSP CLK[1], I <sup>2</sup> C SCL, SPI MOSI					MISO, A I, P1[5] NC CLK, AI, P1[3] NSI, MOSI, P1[1] SPI MOSI, P1[2] AI, P1[2] EXTCLK, P1[4]	
18	Pow	er	V <sub>SS</sub>	Ground connection					SPI N	
19	I/O		D+	USB D+					A, S	
20	I/O		D-	USB D-					12C SDA, SPI MISO, A I, P1[5]	
21	Pow	er	$V_{DD}$	Supply voltage					SIK CIK	
22	IOHR	I	P1[0]	ISSP DATA[1], I <sup>2</sup> C SDA, SPI CLK <sup>[3]</sup>					S dS	
23	IOHR	ı	P1[2]						SI,IS	
24	IOHR	ı	P1[4]	Optional external clock input (EXTCLK)					3,3 A	
25	IOHR	-	P1[6]						Ę	
26	Inpi	ut	XRES	Active high external reset with internal pull down						
27	I/O	-	P3[0]							
28	I/O	1	P3[2]							
29	I/O	I	P3[4]		Pin No.	Digital	Analog	Name	Description	
30	I/O		P3[6]		40	IOH	Ī	P0[6]		
31	I/O		P4[0]		41	Po	wer	$V_{DD}$	Supply voltage	
32	I/O		P4[2]		42			NC	No connection	
33	I/O		P2[0]		43			NC	No connection	
34	I/O		P2[2]		44	IOH	1	P0[7]		
35	I/O		P2[4]		45	IOH	11	P0[5]		
36	I/O	I	P2[6]		46	IOH	I	P0[3]	Integrating input	
37	IOH	I	P0[0]		47		wer	$V_{SS}$	Ground connection	
38	IOH		P0[2]		48	IOH		P0[1]		

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

<sup>1.</sup> On Power Up , the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull up resistance on these lines combines with the pull down resistance (5.6K ohm) and form a potential divider. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

<sup>2.</sup> The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

Alternate SPI clock.



#### 48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.

Table 10. Pin Definitions - CY8C20066A PSoC Device [1, 2]

				ToC20066A PSOC Device (7)	1		Fia	uro 11	CY8C20066A PSoC Device
<u>o</u>	al	Бc	<u>o</u>	Description			ı ığı	uie ii.	
Pin No.	Digital	Analog	Name	crig					P0[1], AI VSS P0[3], AI P0[5], AI P0[5], AI P0[7], AI OCDE OCDO Vdd Vdd P0[4], AI P0[2], AI P0[2], AI P0[0], AI P0[0], AI
區	Ω	Ā	Z	le so				G	
1			OCDOE	_					14 4 4 4 4 4 4 4 4 4 6 8 8 8 8 36 P2[6],Al
1	1/0	-	OCDOE	OCD mode direction pin			, A	, F <sub>2[7]</sub> =	2 35 <b>=</b> P2[4],Al
2	1/0	!	P2[7]	Constal autout (VO.4)		,			
3	I/O I/O	!	P2[5]	Crystal output (XOut)				, P2[3]	
5	1/0		P2[3]	Crystal input (XIn)				I , P2[1] <b>=</b> I , P4[3] <b>=</b>	
6	1/0		P2[1] P4[3]					I, P4[1]	
7	1/0						Α	I , P3[7] 🗖	8 29 P3[4], AI
8	1/0	-	P4[1] P3[7]				Α	I, P3[5] 🗖	9 28 P3[2],AI
9	1/0						Α	J, P3[3] 🗖	10 27 <b>=</b> P3[0], AI
			P3[5]		_	1 12 C SCI		I, P3[1]	
10	I/O I/O	- 1	P3[3]		A	1,12 U OUL	., 5515	ار) ال	15-4-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-
11 12	I/O IOHR	- 1	P3[1]	120 001 001 00					12C SDA, SPI MISO, AI, P1[5]   CCLK   CCLK   HCLK   HCLK   HCLK   HCLK   HCLK   HCLK   SPI CLK, 12C SCL, SPI MOSI, P1[1]   Vss   D + D   D - D   HCLK   SPI CLK, P1[0]   AI, SSP DATA', 12C SDA, SPI CLK, P1[0]   AI, P1[2]   AI, P7[2]   AI, P7[2]   AI, P7[2]   AI, EXTCLK, P1[4]
			P1[7]	I <sup>2</sup> C SCL, SPI SS					0. A. P. P. P. P. CCLK CCLK HCLK HCLK AI, P1(3) OSI, P1(1) OSI, P1(1) D+ Vdd JJK, P1(9) JLK, P1(4) JLK, P1(4)
13	IOHR		P1[5]	I <sup>2</sup> C SDA, SPI MISO					2C SDA, SPI MISO, AI, PT[5] CCLK HCLK SPI CLK, AI, PT[3] %, I2C SCL, SPI MOSI, PT[1] AI, I2C SDA, SPI CLK, PT[4] AI, EXTCLK, PT[4]
14			CCLK	OCD CPU clock output					MISC SPIC SPIC
15	IOLID		HCLK	OCD high speed clock output					SPIT SPIT SPIT SPIT SPIT SPIT SPIT SPIT
16	IOHR	- !	P1[3]	SPI CLK.					DA, S
17	IOHR	l	P1[1]	ISSP CLK <sup>[3]</sup> , I <sup>2</sup> C SCL, SPI MOSI					C SI 3, 120
18	Pow	er	$V_{SS}$	Ground connection					CLK SATA
19	I/O		D+	USB D+					SS I ds
20	I/O		D-	USB D-					AI, IS
21	Pow	er	$V_{DD}$	Supply voltage					I2C SDA, SPI MISO, AI, PT[5] CCLK CCLK H CLK H CLK H CLK H SPI CLK, AI, PT[5] AI, ISSP CLK; I2C SCL, SPI MOSI, PT[7] D + D- D- AI, ISSP DATA!, I2C SDA, SPI CLK, PT[4] AI, FT[2] AI, EXTCLK, PT[4]
22	IOHR	!	P1[0]	ISSP DATA <sup>[3]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[4]</sup>					-
23	IOHR	ı	P1[2]				_		u
					Š	[a]	<u> </u>	e e	Ţ <u>.</u>
					Pin No.	Digital	Analog	Name	G.
					Δ.		⋖		Description
24	IOHR	ı	P1[4]	Optional external clock input	37	IOH	ı	P0[0]	_
25	IOHR	-	P1[6]	(EXTCLK)	38	IOH		P0[2]	
26	Inpu	ıt .	XRES	Active high external reset with	39	IOH	<del>l i</del>	P0[4]	+
20	l lipe		XILO	internal pull down	00	1011		ا داما	
27	I/O		P3[0]		40	IOH	ı	P0[6]	
28	I/O	Т	P3[2]		41	Pow	/er	$V_{DD}$	Supply voltage
29	I/O	ı	P3[4]		42			OCDO	
30	I/O	ı	P3[6]		43			OCDE	OCD odd data output
31	I/O	ı	P4[0]		44	IOH		P0[7]	
32	I/O	ı	P4[2]		45	IOH		P0[5]	
33	I/O	ı	P2[0]		46	IOH		P0[3]	Integrating input
34	I/O	ı	P2[2]		47	Pow	/er	V <sub>SS</sub>	Ground connection
35	I/O	ı	P2[4]		48	IOH		P0[1]	
36	I/O	ı	P2[6]		CP	Pow	/er	V <sub>SS</sub>	Center pad must be connected to ground
					1	1		00	<u> </u>

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Document Number: 001-54459 Rev. \*D Page 16 of 46

This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.

The center pad (CP) on the QFN package must be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it

must be electrically floated and not connected to ground (VSS) for best mechanical, thermal, and electrical performance. In for connected to ground, it must be electrically floated and not connected to any other signal.

On Power Up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull up resistance on these lines combines with the pull down resistance (5.6K ohm) and form a potential divider. Hence, during power up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.


<sup>4.</sup> Alternate SPI clock.



## **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x36A/46A/66A/96A PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.

Figure 12. Voltage versus CPU Frequency



## **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 11. Absolute Maximum Ratings** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25°C ± 25°C. Extended duration storage temperatures above 85°C degrades reliability.	<b>-</b> 55	+25	+125	С
$V_{DD}$	Supply voltage relative to V <sub>SS</sub>		-0.5	-	+6.0	V
V <sub>IO</sub>	DC input voltage		V <sub>SS</sub> - 0.5	_	V <sub>DD</sub> + 0.5	V
$V_{IOZ}$	DC voltage applied to tristate		V <sub>SS</sub> -0.5	_	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin		-25	-	+50	mA
ESD	Electro static discharge voltage	Human Body Model ESD	2000	_	-	V
LU	Latch up current	In accordance with JESD78 standard	_	_	200	mA

#### **Operating Temperature**

**Table 12. Operating Temperature** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature		-40	_	+85	С
T <sub>C</sub>	Commercial temperature range		0		70	С
T <sub>J</sub>	Operational die temperature	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 37. The user must limit the power consumption to comply with this requirement.	-40	_	+100	С

Document Number: 001-54459 Rev. \*D Page 17 of 46



#### **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 13. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> <sup>[1, 2, 3, 4]</sup>	Supply Voltage	Refer the table DC POR and LVD Specifications on page 23	1.71	-	5.50	V
I <sub>DD24</sub>	Supply Current, IMO = 24 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I <sub>DD12</sub>	Supply Current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 \text{ C}$ , CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.86	2.60	mA
I <sub>DD6</sub>	Supply Current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.13	1.80	mA
I <sub>SB0</sub>	Deep Sleep Current	$V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 \text{ C}$ , I/O regulator turned off	_	0.10	0.50	μΑ
I <sub>SB1</sub>	Standby Current with POR, LVD and Sleep Timer	$V_{DD} \le 3.0 \text{ V}, T_A = 25 \text{ C}, I/O \text{ regulator turned off}$	_	1.07	1.50	μА

<sup>1.</sup> When V<sub>DD</sub> remains in the range from 1.71V to 1.9V for more than 50 µsec, the slew rate when moving from the 1.71V to 1.9V range to greater than 2V must be slower than 1V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER UP</sub> parameter.

Document Number: 001-54459 Rev. \*D Page 18 of 46

<sup>2.</sup> If powering down in standby sleep mode, to properly detect and recover from a V<sub>DD</sub> brown out condition any of the following actions must be taken:

a. Bring the device out of sleep before powering down.

b. Assure that  $V_{DD}$  falls below 100 mV before powering back up. c. Set the No Buzz bit in the OSC\_CR0 register to keep the voltage monitoring circuit powered during sleep.

d. Increase the buzz rate to assure that the falling edge of V<sub>DD</sub> is captured. The rate is configured through the PSSDC bits in the SLP\_CFG register. For the referenced registers, refer to the CY8C20x36 Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V<sub>DD</sub> brown out conditions to be detected for edge rates slower than 1V/ms.

For USB mode, the V<sub>DD</sub> supply for bus-powered application should be limited to 4.35V-5.35V. For self-powered application, V<sub>DD</sub> should be 3.15V-3.45V.

<sup>4.</sup> For proper CapSense block functionality, if the drop in  $V_{DD}$  exceeds 5% of the base  $V_{DD}$ , the rate at which  $V_{DD}$  drops should not exceed 200 mV/s. Base  $V_{DD}$  can be between 1.8 V and 5.5 V..



## **DC General Purpose I/O Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 5.5V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , 2.4V to 3.0V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , or 1.71V to 2.4V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 14. 3.0V to 5.5V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull up Resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High Output Voltage Port 2 or 3 Pins	IOH $\leq$ 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	-	-	V
V <sub>OH2</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 1 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> - 0.90	_	-	V
V <sub>OH3</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	_	_	V
V <sub>OH4</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 5 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> - 0.90	-	_	V
V <sub>OH5</sub>	High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out	IOH < 10 $\mu$ A, V <sub>DD</sub> > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V <sub>OH6</sub>	High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out	IOH = 5 mA, V <sub>DD</sub> > 3.1V, maximum of 20 mA source current in all I/Os	2.20	-	-	V
V <sub>OH7</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out	IOH < 10 $\mu$ A, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V <sub>OH8</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out	IOH = 2 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	-	-	V
V <sub>OH9</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH < 10 $\mu$ A, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V <sub>OH10</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH = 1 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	-	-	V
V <sub>OL</sub>	Low Output Voltage	IOL = 25 mA, V <sub>DD</sub> > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	_	-	0.75	V
V <sub>IL</sub>	Input Low Voltage		-	_	0.80	V
V <sub>IH</sub>	Input High Voltage		2.00	_		V
$V_{H}$	Input Hysteresis Voltage		_	80	1	mV
I <sub>IL</sub>	Input Leakage (Absolute Value)		_	0.001	1	μА
C <sub>PIN</sub>	Pin Capacitance	Package and pin dependent Temp = 25 C	0.50	1.70	7	pF

Document Number: 001-54459 Rev. \*D Page 19 of 46



Table 15. 2.4V to 3.0V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull up Resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High Output Voltage Port 2 or 3 Pins	IOH < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	_	_	V
V <sub>OH2</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.40	_	-	V
V <sub>OH3</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	_	-	V
V <sub>OH4</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	_	-	V
V <sub>OH5A</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH < 10 μA, V <sub>DD</sub> > 2.4V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH = 1 mA, V <sub>DD</sub> > 2.4V, maximum of 20 mA source current in all I/Os	1.20	-	-	V
V <sub>OL</sub>	Low Output Voltage	IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V <sub>IL</sub>	Input Low Voltage		_	-	0.72	V
V <sub>IH</sub>	Input High Voltage		1.40	_		V
V <sub>H</sub>	Input Hysteresis Voltage		_	80	_	mV
I <sub>IL</sub>	Input Leakage (Absolute Value)		_	1	1000	nA
C <sub>PIN</sub>	Capacitive Load on Pins	Package and pin dependent Temp = 25°C	0.50	1.70	7	pF

Table 16. 1.71V to 2.4V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull up Resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	-	_	V
V <sub>OH2</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	-	_	V
V <sub>OH3</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	-	_	V
V <sub>OH4</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	-	_	V
V <sub>OL</sub>	Low Output Voltage	IOL = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
V <sub>IL</sub>	Input Low Voltage		_	-	0.30 x V <sub>DD</sub>	V
V <sub>IH</sub>	Input High Voltage		0.65 x V <sub>DD</sub>	_		V

Document Number: 001-54459 Rev. \*D Page 20 of 46



Table 16. 1.71V to 2.4V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>H</sub>	Input Hysteresis Voltage		_	80	_	mV
I <sub>IL</sub>	Input Leakage (Absolute Value)		_	1	1000	nA
C <sub>PIN</sub>	Capacitive Load on Pins	Package and pin dependent Temp = 25°C	0.50	1.70	7	pF

#### Table 17.DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ Pull Up Resistance	With idle bus	900	-	1575	Ω
Rusba	USB D+ Pull Up Resistance	While receiving traffic	1425	-	3090	Ω
Vohusb	Static Output High		2.8	-	3.6	V
Volusb	Static Output Low			-	0.3	V
Vdi	Differential Input Sensitivity		0.2	-		V
Vcm	Differential Input Common Mode Range		0.8	-	2.5	V
Vse	Single Ended Receiver Threshold		0.8	-	2.0	V
Cin	Transceiver Capacitance			-	50	pF
lio	Hi-Z State Data Line Leakage	On D+ or D- line	-10	-	+10	μΑ
Rps2	PS/2 Pull Up Resistance		3000	5000	7000	Ω
Rext	External USB Series Resistor	In series with each USB pin	21.78	22.0	22.22	Ω

## **DC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>SW</sub>	Switch Resistance to Common Analog Bus		_	-	800	Ω
R <sub>GND</sub>	Resistance of Initialization Switch to V <sub>SS</sub>		_	-	800	Ω

The maximum pin voltage for measuring  $R_{SW}$  and  $R_{GND}$  is 1.8V  $\,$ 

#### **DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
$V_{LPC}$	Low Power Comparator (LPC) common mode	Maximum voltage limited to V <sub>DD</sub>	0.0	_	1.8	V
$I_{LPC}$	LPC supply current		-	10	40	μА
V <sub>OSLPC</sub>	LPC voltage offset		_	2.5	30	mV

Document Number: 001-54459 Rev. \*D Page 21 of 46



## **Comparator User Module Electrical Specifications**

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range:  $-40^{\circ}\text{C} \le \text{TA} \le 85^{\circ}\text{C}$ ,  $1.71\text{V} \le \text{V}_{DD} \le 5.5\text{V}$ .

**Table 20. Comparator User Module Electrical Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>COMP</sub>	Comparator Response Time	50 mV overdrive		70	100	ns
Offset		Valid from 0.2 V to V <sub>DD</sub> -0.2 V		2.5	30	mV
Current		Average DC current, 50 mV overdrive		20	80	μA
PSRR	Supply voltage > 2 V	Power Supply Rejection Ratio		80		dB
FORK	Supply voltage < 2 V	Power Supply Rejection Ratio		40		dB
Input Range			0		1.5	V

#### **ADC Electrical Specifications**

#### **Table 21.ADC User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
Input			•		•	•
V <sub>IN</sub>	Input Voltage Range		0		VREFADC	V
C <sub>IIN</sub>	Input Capacitance				5	pF
R <sub>IN</sub>	Input Resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF* Data Clock)	1/(400fF* Data Clock)	1/(300fF* Data Clock)	Ω
Reference						
V <sub>REFADC</sub>	ADC Reference Voltage		1.14		1.26	V
Conversion Rate			•	•		
F <sub>CLK</sub>	Data Clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy	2.25		6	MHz
S8	8-bit Sample Rate	Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data Clock)		23.43		ksps
S10	10-bit Sample Rate	Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data Clock)		5.85		ksps
DC Accuracy				·	·	,
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8		10	bits
DNL	Differential Nonlinearity		-1		+2	LSB
INL	Integral Nonlinearity		-2		+2	LSB
E <sub>OFFSET</sub>	Offset Error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain Error	For any resolution	-5		+5	%FSR
Power			•			•
I <sub>ADC</sub>	Operating Current			2.10	2.60	mA
PSRR	Power Supply Rejection Ratio	PSRR (V <sub>DD</sub> > 3.0 V)		24		dB
		PSRR (V <sub>DD</sub> < 3.0 V)		30		dB

Document Number: 001-54459 Rev. \*D Page 22 of 46



## **DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer	DD I	1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer	during startup, reset from the XRES pin, or reset from watchdog.	_	2.36	2.41	
V <sub>POR2</sub>	2.60 V selected in PSoC Designer	_	_	2.60	2.66	1
V <sub>POR3</sub>	2.82 V selected in PSoC Designer		_	2.82	2.95	]
$V_{LVD0}$	2.45 V selected in PSoC Designer		2.40	2.45	2.51	V
$V_{LVD1}$	2.71 V selected in PSoC Designer		2.64 <sup>[1]</sup>	2.71	2.78	1
$V_{LVD2}$	2.92 V selected in PSoC Designer		2.85 <sup>[2]</sup>	2.92	2.99	
$V_{LVD3}$	3.02 V selected in PSoC Designer		2.95 <sup>[3]</sup>	3.02	3.09	
$V_{LVD4}$	3.13V selected in PSoC Designer		3.06	3.13	3.20	
$V_{LVD5}$	1.90 V selected in PSoC Designer		1.84	1.90	2.32	1
$V_{LVD6}$	1.80 V selected in PSoC Designer		1.75 <sup>[4]</sup>	1.80	1.84	
$V_{LVD7}$	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

<sup>1.</sup> Always greater than 50 mV above  $V_{\mbox{\footnotesize{PPOR1}}}$  voltage for falling supply.

## **DC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. DC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Vdd <sub>IWRITE</sub>	Supply Voltage for Flash Write Operations		1.71	-	5.25	V
I <sub>DDP</sub>	Supply Current During Programming or Verify		-	5	25	mA
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	See the appropriate DC General Purpose I/O Specifications on page 19	-	_	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	See appropriate DC General Purpose I/O Specifications on page 19 table on pages 15 or 16	$V_{IH}$	_	_	V
I <sub>ILP</sub>	Input Current when Applying V <sub>ILP</sub> to P1[0] or P1[1] During Programming or Verify	Driving internal pull down resistor	-	_	0.2	mA
I <sub>IHP</sub>	Input Current when Applying V <sub>IHP</sub> to P1[0] or P1[1] During Programming or Verify	Driving internal pull down resistor	-	_	1.5	mA
V <sub>OLP</sub>	Output Low Voltage During Programming or Verify		_	_	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output High Voltage During Programming or Verify	See appropriate DC General Purpose I/O Specifications on page 19 table on page 16. For V <sub>DD</sub> > 3V use V <sub>OH4</sub> in Table 12 on page 17.	V <sub>OH</sub>	_	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash Write Endurance	Erase/write cycles per block	50,000	_	_	-
Flash <sub>DR</sub>	Flash Data Retention	Following maximum Flash write cycles; ambient temperature of 55°C	10	20	-	Years

Document Number: 001-54459 Rev. \*D Page 23 of 46

<sup>2.</sup> Always greater than 50 mV above  $V_{\mbox{\footnotesize{PPOR2}}}$  voltage for falling supply.

<sup>3.</sup> Always greater than 50 mV above  $V_{PPOR3}$  voltage for falling supply.

<sup>4.</sup> Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.



## **AC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 24. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>IMO24</sub>	Internal Main Oscillator Frequency at 24 MHz Setting		22.8	24	25.2	MHz
F <sub>IMO12</sub>	Internal Main Oscillator Frequency at 12 MHz Setting		11.4	12	12.6	MHz
F <sub>IMO6</sub>	Internal Main Oscillator Frequency at 6 MHz Setting		5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU Frequency		0.75	_	25.20	MHz
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency		19	32	50	kHz
F <sub>32K_U</sub>	Internal Low Speed Oscillator (ILO) Untrimmed Frequency)		13	32	82	kHz
DC <sub>IMO</sub>	Duty Cycle of IMO		40	50	60	%
DC <sub>ILO</sub>	Internal Low Speed Oscillator Duty Cycle		40	50	60	%
SR <sub>POWER_UP</sub>	Power Supply Slew Rate	V <sub>DD</sub> slew rate during power up	-	_	250	V/ms
T <sub>XRST</sub>	External Reset Pulse Width at Power Up	After supply voltage is valid	1			ms
T <sub>XRST2</sub>	External Reset Pulse Width after Power Up <sup>[1]</sup>	Applies after part has booted	10			μS

<sup>1.</sup> The minimum required XRES pulse length is longer when programming the device (see Table 30 on page 27).

Document Number: 001-54459 Rev. \*D Page 24 of 46




## **AC General Purpose I/O Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 25. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GPIO</sub>	GPIO Operating Frequency	Normal Strong Mode Port 0, 1	0	-	6 MHz for 1.71 V <v<sub>DD &lt; 2 .40 V 12 MHz for</v<sub>	MHz
			0	_	2.40 V < V <sub>DD</sub> < 5.50 V	
T <sub>RISE23</sub>	Rise Time, Strong Mode, Cload = 50 pF Ports 2 or 3	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90%	15	_	80	ns
T <sub>RISE23L</sub>	Rise Time, Strong Mode Low Supply, Cload = 50 pF, Ports 2 or 3	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90%	15	_	80	ns
T <sub>RISE01</sub>	Rise Time, Strong Mode, Cload = 50 pF Ports 0 or 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90% LDO enabled or disabled	10	_	50	ns
T <sub>RISE01L</sub>	Rise Time, Strong Mode Low Supply, Cload = 50 pF, Ports 0 or 1	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90% LDO enabled or disabled	10	_	80	ns
T <sub>FALL</sub>	Fall Time, Strong Mode, Cload = 50 pF All Ports	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90%	10	_	50	ns
T <sub>FALLL</sub>	Fall Time, Strong Mode Low Supply, Cload = 50 pF, All Ports	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90%	10	_	70	ns

Figure 13. GPIO Timing Diagram



Document Number: 001-54459 Rev. \*D Page 25 of 46



#### Table 26.AC Characteristics - USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>DRATE</sub>	Full speed data rate	Average bit rate	12–0.25%	12	12 + 0.25%	MHz
T <sub>JR1</sub>	Receiver jitter tolerance	To next transition	-18.5	-	18.5	ns
T <sub>JR2</sub>	Receiver jitter tolerance	To pair transition	-9	_	9	ns
T <sub>DJ1</sub>	FS Driver jitter	To next transition	-3.5	_	3.5	ns
T <sub>DJ2</sub>	FS Driver jitter	To pair transition	-4.0	_	4.0	ns
T <sub>FDEOP</sub>	Source jitter for differential transition	To SE0 transition	-2	_	5	ns
T <sub>FEOPT</sub>	Source SE0 interval of EOP		160	_	175	ns
T <sub>FEOPR</sub>	Receiver SE0 interval of EOP		82	_		ns
T <sub>FST</sub>	Width of SE0 interval during differential transition			_	14	ns

#### Table 27. AC Characteristics - USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>FR</sub>	Transition rise time	50 pF	4	_	20	ns
T <sub>FF</sub>	Transition fall time	50 pF	4	_	20	ns
T <sub>FRFM</sub> <sup>[1]</sup>	Rise/fall time matching		90	_	111	%
Vcrs	Output signal crossover voltage		1.30	-	2.00	V

T<sub>FRFM</sub> is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15V.

#### **AC Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 28. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>LPC</sub>	Comparator Response Time, 50 mV Overdrive	50 mV overdrive does not include offset voltage.			100	ns

## **AC External Clock Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 29. AC External Clock Specifications


Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency (external oscillator frequency)		0.75	1	25.20	MHz
	High Period		20.60	_	5300	ns
	Low Period		20.60	_	_	ns
	Power Up IMO to Switch		150	_	-	μS

Document Number: 001-54459 Rev. \*D Page 26 of 46



## **AC Programming Specifications**

Figure 14. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 30. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>RSCLK</sub>	Rise Time of SCLK		1	_	20	ns
T <sub>FSCLK</sub>	Fall Time of SCLK		1	_	20	ns
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK		40	_	_	ns
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK		40	_	_	ns
F <sub>SCLK</sub>	Frequency of SCLK		0	_	8	MHz
T <sub>ERASEB</sub>	Flash Erase Time (Block)		-	_	18	ms
T <sub>WRITE</sub>	Flash Block Write Time		-	_	25	ms
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	3.6 < V <sub>DD</sub>	-	_	60	ns
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	_	85	ns
T <sub>DSCLK2</sub>	Data Out Delay from Falling Edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	_	130	ns
T <sub>XRST3</sub>	External Reset Pulse Width after Power Up	Required to enter programming mode when coming out of sleep	300	_	_	μ\$
T <sub>XRES</sub>	XRES Pulse Length		300	_	-	μS
T <sub>VDDWAIT</sub>	V <sub>DD</sub> stable to wait-and-poll hold off		0.1	_	1	ms
T <sub>VDDXRES</sub>	V <sub>DD</sub> stable to XRES assertion delay		14.27	_	_	ms
T <sub>POLL</sub>	SDATA high pulse time		0.01	_	200	ms
T <sub>ACQ</sub>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.		3.20	_	19.60	ms
T <sub>XRESINI</sub>	"Key window" time after an XRES event, based on 8 ILO clocks		98	_	615	μS



## AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 31. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description		Standard Mode		Fast Mode	
		Min	Max	Min	Max	
$f_{SCL}$	SCL Clock Frequency	0	100	0	400	kHz
t <sub>HD;STA</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	_	μS
$t_{LOW}$	LOW Period of the SCL Clock	4.7	-	1.3	_	μS
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS
t <sub>SU;STA</sub>	Setup Time for a Repeated START Condition	4.7	_	0.6	_	μS
t <sub>HD;DAT</sub>	Data Hold Time	0	_	0	_	μS
t <sub>SU;DAT</sub>	Data Setup Time	250	_	100 <sup>[1]</sup>	_	ns
t <sub>SU;STO</sub>	Setup Time for STOP Condition	4.0	_	0.6	_	μS
t <sub>BUF</sub>	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	_	μS
t <sub>SP</sub>	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns

<sup>1.</sup> A Fast-Mode I²C-bus device can be used in a Standard Mode I²C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.




Figure 15. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus


Document Number: 001-54459 Rev. \*D Page 28 of 46



Table 32. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$\begin{array}{c} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$			6 3	MHz
DC	SCLK duty cycle			50		%
T <sub>SETUP</sub>	MISO to SCLK setup time	$\begin{array}{c} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$	60 100			ns
T <sub>HOLD</sub>	SCLK to MISO hold time		40			ns
T <sub>OUT_VAL</sub>	SCLK to MOSI valid time				40	ns
T <sub>OUT_HIGH</sub>	MOSI high time		40			ns

Figure 16. SPI Master Mode 0 and 2



Document Number: 001-54459 Rev. \*D Page 29 of 46



SCLK (mode 1)

SCLK (mode 3)

MISO (input)

MOSI (output)

MSB LSB

Figure 17. SPI Master Mode 1 and 3

Table 33. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$V_{DD} \ge 2.4 \text{ V}$ $V_{DD} < 2.4 \text{ V}$			12 6	MHz
$T_{LOW}$	SCLK low time		41.67			ns
T <sub>HIGH</sub>	SCLK high time		41.67			ns
T <sub>SETUP</sub>	MOSI to SCLK setup time		30			ns
T <sub>HOLD</sub>	SCLK to MOSI hold time		50			ns
T <sub>SS_MISO</sub>	SS high to MISO valid				153	ns
T <sub>SCLK_MISO</sub>	SCLK to MISO valid				125	ns
T <sub>SS_HIGH</sub>	SS high time				50	ns
T <sub>SS_CLK</sub>	Time from SS low to first SCLK		2/SCLK			ns
T <sub>CLK_SS</sub>	Time from last SCLK to SS high		2/SCLK			ns

Document Number: 001-54459 Rev. \*D Page 30 of 46







Figure 18. SPI Slave Mode 0 and 2





Document Number: 001-54459 Rev. \*D Page 31 of 46




## **Packaging Information**

This section illustrates the packaging specifications for the CY8C20x36A/46A/66A/96A PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

Figure 20. 16-pin QFN No E-pad 3x3x0.6 mm Package Outline (Sawn)



PART NO.	DESCRIPTION
LG16A	LEAD-FREE
LD16A	STANDARD

#### NOTES:

- 1. JEDEC # MO-220
- 2. Package Weight: 0.014g
- 3. DIMENSIONS IN MM, MIN

001-09116 \*E

MAX

Document Number: 001-54459 Rev. \*D




TOP VIEW

SIDE VIEW

BOTTOM VIEW

→ 0.550±0.050

Figure 21. 24-Pin (4x4x0.6 mm) QFN



#### NOTES:

- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. UNIT PACKAGE WEIGHT: 0.024 grams
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*C

001-42168 \*D




3. PACKAGE WEIGHT: 0.0388g

5.0±0.10 -0.02 +0.025 (3.500)(0.15) 0.250 +0.050 DIA 0.20 R0.20 PIN #1 CORNER 0.550±0.05 R0.15 PIN #1 ID [4X] 25 0.450 ф 0.500 TYP φ  $3.500 \pm 0.100$ (3.500)0 0 0 0.05 3.500±0.100 TOP VIEW 0.400±0.100 BOTTOM VIEW NOTES: SIDE VIEW 1. MATCH AREA IS SOLDERABLE EXPOSED PAD 2. BASED ON REF JEDEC # MO-248

Figure 22. 32-Pin (5x5x0.6 mm) QFN

4. DIMENSIONS ARE IN MILLIMETERS


Figure 23. 48-Pin (300 MIL) SSOP



Document Number: 001-54459 Rev. \*D Page 34 of 46



Figure 24. 48-Pin (7x7x1.0 mm) QFN



- 2. REFERENCE JEDEC#: MD-220
- 3. PACKAGE WEIGHT: 0.139
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*E






Figure 25. 30-Ball (2.2x2.32x0.40 mm) WLCSP

001-50669 \*B

### **Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at <a href="http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf">http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf</a>.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



## Thermal Impedances

Table 34. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[1]</sup>
16 Pin QFN	33 °C/W
24 Pin QFN <sup>[2]</sup>	21 °C/W
32 Pin QFN <sup>[2]</sup>	20 °C/W
48 Pin SSOP	69 °C/W
48 Pin QFN <sup>[2]</sup>	18 °C/W
30 Ball WLCSP	54 °C/W

<sup>1.</sup>  $T_J = T_A + Power x \theta_{JA}$ .

## **Capacitance on Crystal Pins**

Table 35. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32 Pin QFN	3.2 pF
48 Pin QFN	3.3 pF

## **Solder Reflow Peak Temperature**

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 36. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature <sup>[1]</sup>	Maximum Peak Temperature
16 Pin QFN	240 °C	260 °C
24 Pin QFN	240 °C	260 °C
32 Pin QFN	240 °C	260 °C
48 Pin SSOP	220 °C	260 °C
48 Pin QFN	240 °C	260 °C
30 Ball WLCSP	240 °C	260 °C

Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

Document Number: 001-54459 Rev. \*D Page 37 of 46

To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.



## **Development Tool Selection**

#### Software

#### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at http://www.cypress.com/psocdesigner and includes a free C compiler.

#### **PSoC Designer Software Subsystems**

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24MHz) operation.

Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36A/46A/66A/96A family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in a 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

#### PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at

http://www.cypress.com/psocprogrammer..

#### **Development Kits**

All development kits are sold at the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66A Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466A-24PXI 28-PDIP Chip Samples

Document Number: 001-54459 Rev. \*D Page 38 of 46



#### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3280-20x66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20xx6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20x66 CapSense Controller Board
- CY3240-I2USB Bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 Retractable Cable
- CY3280-20x66 Kit CD

#### **Device Programmers**

All device programmers are purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable



#### **Accessories (Emulation and Programming)**

Table 37. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit <sup>[1]</sup>	Foot Kit <sup>[2]</sup>	Adapter <sup>[3]</sup>
CY8C20236A-24LKXI	16 QFN	CY3250-20246QFN	CY3250-16QFN-FK	See note 2
CY8C20246A-24LKXI	16 QFN	CY3250-20246QFN	CY3250-16QFN-FK	See note 3
CY8C20336A-24LQXI	24 QFN	CY3250-20346QFN	CY3250-24QFN-FK	See note 2
CY8C20346A-24LQXI	24 QFN	CY3250-20346QFN	CY3250-24QFN-FK	See note 3
CY8C20396A-24LQXI	24 QFN		Not Supported	•
CY8C20436A-24LQXI	32 QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 2
CY8C20446A-24LQXI	32 QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 3
CY8C20466A-24LQXI	32 QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 3
CY8C20496A-24LQXI	32 QFN		Not Supported	1
CY8C20536A-24PVXI	48 SSOP	CY3250-20566	CY3250-48SSOP-FK	See note 3
CY8C20546A-24PVXI	48 SSOP	CY3250-20566	CY3250-48SSOP-FK	See note 3
CY8C20566A-24PVXI	48 SSOP	CY3250-20566	CY3250-48SSOP-FK	See note 3
CY8C20636A-24LTXI	48 QFN	CY3250-20666QFN	CY3250-48QFN-FK	See note 3
CY8C20646A-24LTXI	48 QFN	CY3250-20666QFN	CY3250-48QFN-FK	See note 3
CY8C20666A-24LTXI	48 QFN	CY3250-20666QFN	CY3250-48QFN-FK	See note 3

<sup>1.</sup> Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

#### **Third Party Tools**

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

#### **Build a PSoC Emulator into Your Board**

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/?rID2748.

Document Number: 001-54459 Rev. \*D Page 40 of 46

Foot kit includes surface mount feet that can be soldered to the target PCB.

Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.



## **Ordering Information**

The following table lists the CY8C20x36A/46A/66A/96A PSoC devices' key package features and ordering codes..

Table 38. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs <sup>[1]</sup>	XRES Pin	USB	ADC
16-Pin (3x3x0.6 mm) QFN	CY8C20236A-24LKXI	8K	1K	1	13	13	Yes	No	Yes
16-Pin (3x3x0.6 mm) QFN (Tape and Reel)	CY8C20236A-24LKXIT	8K	1K	1	13	13	Yes	No	Yes
16 Pin (3x3 x 0.6 mm) QFN	CY8C20246A-24LKXI	16K	2K	1	13	13	Yes	No	Yes
16 Pin (3x3 x 0.6 mm) QFN (Tape and Reel)	CY8C20246A-24LKXIT	16K	2K	1	13	13	Yes	No	Yes
24-Pin (4x4x0.6mm) QFN	CY8C20336A-24LQXI	8K	1K	1	20	20	Yes	No	Yes
24-Pin (4x4x0.6 mm) QFN (Tape and Reel)	CY8C20336A-24LQXIT	8K	1K	1	20	20	Yes	No	Yes
24 Pin (4x4 x 0.6 mm) QFN	CY8C20346A-24LQXI	16K	2K	1	20	20	Yes	No	Yes
24 Pin (4x4 x 0.6 mm) QFN (Tape and Reel)	CY8C20346A-24LQXIT	16K	2K	1	20	20	Yes	No	Yes
24-Pin (4x4x0.6 mm) QFN	CY8C20396A-24LQXI	16K	2K	1	19	19	Yes	Yes	Yes
24-Pin (4x4x0.6 mm) QFN (Tape and Reel)	CY8C20396A-24LQXIT	16K	2K	1	19	19	Yes	Yes	Yes
32-Pin (5x5x0.6 mm) QFN	CY8C20436A-24LQXI	8K	1K	1	28	28	Yes	No	Yes
32-Pin (5x5x0.6 mm) QFN (Tape and Reel)	CY8C20436A-24LQXIT	8K	1K	1	28	28	Yes	No	Yes
32 Pin (5x5 x 0.6 mm) QFN	CY8C20446A-24LQXI	16K	2K	1	28	28	Yes	No	Yes
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20446A-24LQXIT	16K	2K	1	28	28	Yes	No	Yes
32 Pin (5x5 x 0.6 mm) QFN	CY8C20466A-24LQXI	32K	2K	1	28	28	Yes	No	Yes
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20466A-24LQXIT	32K	2K	1	28	28	Yes	No	Yes
32 Pin (5x5 x 0.6 mm) QFN	CY8C20496A-24LQXI	16K	2K	1	25	25	Yes	Yes	Yes
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20496A-24LQXIT	16K	2K	1	25	25	Yes	Yes	Yes
48-Pin SSOP	CY8C20536A-24PVXI	8K	1K	1	34	34	Yes	No	Yes
48-Pin SSOP (Tape and Reel)	CY8C20536A-24PVXIT	8K	1K	1	34	34	Yes	No	Yes
48-Pin SSOP	CY8C20546A-24PVXI	16K	2K	1	34	34	Yes	No	Yes
48-Pin SSOP (Tape and Reel)	CY8C20546A-24PVXIT	16K	2K	1	34	34	Yes	No	Yes
48-Pin SSOP	CY8C20566A-24PVXI	32K	2K	1	34	34	Yes	No	Yes
48-Pin SSOP (Tape and Reel)	CY8C20566A-24PVXIT	32K	2K	1	34	34	Yes	No	Yes
48 Pin (7x7 mm) QFN	CY8C20636A-24LTXI	8K	1K	1	36	36	Yes	No	Yes
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20636A-24LTXIT	8K	1K	1	36	36	Yes	No	Yes
48 Pin (7x7 mm) QFN	CY8C20646A-24LTXI	16K	2K	1	36	36	Yes	Yes	Yes
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20646A-24LTXIT	16K	2K	1	36	36	Yes	Yes	Yes
48 Pin (7x7 mm) QFN	CY8C20666A-24LTXI	32K	2K	1	36	36	Yes	Yes	Yes
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20666A-24LTXIT	32K	2K	1	36	36	Yes	Yes	Yes
48 Pin (7x7 mm) QFN (OCD) <sup>[1]</sup>	CY8C20066A-24LTXI	32K	2K	1	36	36	Yes	Yes	Yes
30-Pin WLCSP	CY8C20746A-24FDXC	16K	1K	1	27	27	Yes	No	Yes
30-Pin WLCSP (Tape and Reel)	CY8C20746A-24FDXCT	16K	1K	1	27	27	Yes	No	Yes

Document Number: 001-54459 Rev. \*D Page 41 of 46




Table 38. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs <sup>[1]</sup>	XRES Pin	USB	ADC
30-Pin WLCSP	CY8C20766A-24FDXC	32K	2K	1	27	27	Yes	No	Yes
30-Pin WLCSP (Tape and Reel)	CY8C20766A-24FDXCT	32K	2K	1	27	27	Yes	No	Yes
24-Pin (4x4x0.6mm) QFN	CY8C20336AN-24LQXI	8K	1K	1	20	20	Yes	No	No
24-Pin (4x4x0.6mm) QFN (Tape and Reel)	CY8C20336AN-24LQXIT	8K	1K	1	20	20	Yes	No	No
32-Pin (5x5x0.6mm) QFN	CY8C20436AN-24LQXI	8K	1K	1	28	28	Yes	No	No
32-Pin (5x5x0.6mm) QFN (Tape and Reel)	CY8C20436AN-24LQXIT	8K	1K	1	28	28	Yes	No	No
48 Pin (7x7 mm) QFN	CY8C20636AN-24LTXI	8K	1K	1	36	36	Yes	No	No
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20636AN-24LTXIT	8K	1K	1	36	36	Yes	No	No

<sup>1.</sup> Dual-function Digital I/O Pins also connect to the common analog mux.

## **Ordering Code Definitions**



Document Number: 001-54459 Rev. \*D Page 42 of 46



#### **Document Conventions**

#### **Acronyms Used**

The following table lists the acronyms that are used in this document.

Acronym	Description				
AC	alternating current				
ADC	analog-to-digital converter				
API	application programming interface				
CMOS	complementary metal oxide semiconductor				
CPU	central processing unit				
DAC	digital-to-analog converter				
DC	direct current				
EOP	end of packet				
FSR	full scale range				
GPIO	general purpose input/output				
GUI	graphical user interface				
I <sup>2</sup> C	inter-integrated circuit				
ICE	in-circuit emulator				
IDAC	digital analog converter current				
ILO	internal low speed oscillator				
IMO	internal main oscillator				
1/0	input/output				
ISSP	in-system serial programming				
LCD	liquid crystal display				
LDO	low dropout (regulator)				
LSB	least-significant bit				
LVD	low voltage detect				
MCU	micro-controller unit				
MIPS	mega instructions per second				
MISO	master in slave out				
MOSI	master out slave in				
MSB	most-significant bit				
OCD	on-chip debugger				
POR	power on reset				
PPOR	precision power on reset				
PSRR	power supply rejection ratio				
PWRSYS	power system				
PSoC®	Programmable System-on-Chip				
SLIMO	slow internal main oscillator				
SRAM	static random access memory				
SNR	signal to noise ratio				
QFN	quad flat no-lead				
SCL	serial I2C clock				
SDA	serial I2C data				
SDATA SPI	serial ISSP data serial peripheral interface				
SS	slave select				
SSOP					
TC	shrink small outline package				
	test controller				
USB	universal serial bus				
USB D+	USB Data +				
USB D-	USB Data-				
WLCSP	wafer level chip scale package				
XTAL	crystal				

#### **Units of Measure**

Table 39 lists all the abbreviations used to measure the PSoC devices.

#### **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Table 39. Units of Measure

Symbol	Unit of Measure			
С	degree Celsius			
dB	decibels			
fF	femto farad			
g	gram			
Hz	hertz			
KB	1024 bytes			
Kbit	1024 bits			
KHz	kilohertz			
Ksps	kilo samples per second			
kΩ	kilohm			
MHz	megahertz			
ΜΩ	megaohm			
μΑ	microampere			
μF	microfarad			
μН	microhenry			
μS	microsecond			
μW	microwatts			
mA	milli-ampere			
ms	milli-second			
mV	milli-volts			
nA	nanoampere			
ns	nanosecond			
nV	nanovolts			
Ω	ohm			
pA	picoampere			
pF	picofarad			
рр	peak-to-peak			
ppm	parts per million			
ps	picosecond			
sps	samples per second			
S	sigma: one standard deviation			
V	volts			
W	watt			

Document Number: 001-54459 Rev. \*D Page 43 of 46



## Glossary

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

**Differential non-linearity** Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-

flop must remain stable in order to guarantee that the latched data is correct.

It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch up current Current at which the latch up test is conducted according to JESD78 standard ( at 125

degree celsius)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

**Signal-to-noise ratio**The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.

#### **Reference Documents**

■ Technical reference manual for CY8C20xx6 devices

■ In-system Serial Programming (ISSP) protocol for 20xx6 – AN2026C

■ Host Sourced Serial Programming for 20xx6 devices – AN59389



## **Document History Page**

 $Downloaded \ from \ \underline{Elcodis.com} \ \ electronic \ components \ distributor$ 

Revision	ECN	Origin of Change	Submission Date	Description of Change
**	2737924	SNV	07/14/09	New silicon and document
*A	2764528	MATT	09/16/2009	Updated AC Chip Level Specifications Updated ADC User Module Electrical Specifications table Added Note 5. Added SR <sub>POWER_UP</sub> parameter. Updated Ordering information. Updated Capacitance on Crystal Pins
*B	2803229	VZD	11/10/09	Added Contents on page 3. Added Note 6 on page 20. Edited Features section to include reference to Incremental ADC.
*C	2846083	DST/KEJO	01/12/2010	Updated AC Programming Specifications on page 27 per CDT 56531 Updated Idd typical values in DC Chip-Level Specifications on page 18. Added 30-pin WLCSP pin and package details Added Contents on page 2.
*D	2935141	KEJO/ISW/SSHH	03/05/2010	Updated Features on page 1. Added SmartSense™ on page 4. Updated PSoC® Functional Overview on page 4. Removed SNR statement regarding on page 4 (Analog Multiplexer section). Updated on page 5 with the I2C enhanced slave interface point. Removed references to "system level" in Designing with PSoC Designer on page 6. Changed TC CLK and TC DATA to ISSP CLK and ISSP DATA respectively in all the pinouts. Modified notes in Pinouts. Updated 30-ball pin diagram. Removed IMO frequency trim options diagram in Electrical Specifications on page 17. Updated and formatted values in DC and AC specifications. Updated Ordering information table. Updated 48-pin SSOP package diagram. Added 30-Ball WLCSP package spec 001-50669. Removed AC Analog Mux Bus Specifications section. Added SPI Master and Slave mode diagrams. Modified Definition for Timing for Fast/Standard Mode on the I2C Bus on page 28. Updated Thermal Impedances on page 37. Combined Development Tools with Development Tool Selection on page 38. Removed references to "system level". Updated Evaluation Tools on page 39. Added Ordering Code Definitions on page 42. Updated Acronyms Used on page 43. Added Glossary and Reference Documents on page 44. Changed data sheet status from Preliminary to Final

Document Number: 001-54459 Rev. \*D Page 45 of 46



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface

Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/wireless

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB

**PSoC Solutions** 

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-54459 Rev. \*D

Revised May 28, 2010

Page 46 of 46

PSoC Designer™ is a trademark and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. Purchase of 1<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips 1<sup>2</sup>C Patent Rights to use these components in an 1<sup>2</sup>C system, provided that the system conforms to the 1<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.