



POSEICO SPA  
POwer SEmiconductors Italian COrporation

POSEICO SPA  
Via N. Lorenzi 8, 16152 Genova - ITALY  
Tel. +39 010 6556234 - Fax +39 010 6557519  
Sales Office:  
Tel. +39 010 6556775 - Fax +39 010 6445141

## PHASE CONTROL THYRISTOR

# AT607

Repetitive voltage up to **800 V**  
Mean on-state current **2585 A**  
Surge current **36 kA**

### FINAL SPECIFICATION


mag 06 - ISSUE : 04

Symbol	Characteristic	Conditions	T <sub>j</sub> [°C]	Value	Unit
<b>BLOCKING</b>					
V <sub>RRM</sub>	Repetitive peak reverse voltage		140	800	V
V <sub>RSM</sub>	Non-repetitive peak reverse voltage		140	900	V
V <sub>DRM</sub>	Repetitive peak off-state voltage		140	800	V
I <sub>RRM</sub>	Repetitive peak reverse current	V=VRRM	140	100	mA
I <sub>DRM</sub>	Repetitive peak off-state current	V=VDRM	140	100	mA
<b>CONDUCTING</b>					
I <sub>T(AV)</sub>	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		2585	A
I <sub>T(AV)</sub>	Mean on-state current	180° sin, 50 Hz, Tc=85°C, double side cooled		2420	A
I <sub>TSM</sub>	Surge on-state current	sine wave, 10 ms	140	36	kA
I <sup>2</sup> t	I <sup>2</sup> t	without reverse voltage		6480 x1E3	A <sup>2</sup> s
V <sub>T</sub>	On-state voltage	On-state current = 6000 A	25	1,55	V
V <sub>T(TO)</sub>	Threshold voltage		140	0,8	V
r <sub>T</sub>	On-state slope resistance		140	0,120	mohm
<b>SWITCHING</b>					
di/dt	Critical rate of rise of on-state current, min.	From 75% VDRM up to 2600 A, gate 10V 5ohm	140	200	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of VDRM	140	500	V/μs
td	Gate controlled delay time, typical	VD=100V, gate source 25V, 10 ohm, tr=.5 μs	25	3	μs
tq	Circuit commutated turn-off time, typical	dV/dt = 20 V/μs linear up to 75% VDRM	140	250	μs
Q <sub>rr</sub>	Reverse recovery charge	di/dt=-20 A/μs, I= 1730 A			
I <sub>rr</sub>	Peak reverse recovery current	VR= 50 V			A
I <sub>H</sub>	Holding current, typical	VD=5V, gate open circuit	25	300	mA
I <sub>L</sub>	Latching current, typical	VD=5V, tp=30μs	25	700	mA
<b>GATE</b>					
V <sub>GT</sub>	Gate trigger voltage	VD=5V	25	3,5	V
I <sub>GT</sub>	Gate trigger current	VD=5V	25	200	mA
V <sub>GD</sub>	Non-trigger gate voltage, min.	VD=VDRM	140	0,25	V
V <sub>FGM</sub>	Peak gate voltage (forward)			30	V
I <sub>FGM</sub>	Peak gate current			10	A
V <sub>RGM</sub>	Peak gate voltage (reverse)			5	V
P <sub>GM</sub>	Peak gate power dissipation	Pulse width 100 μs		150	W
P <sub>G</sub>	Average gate power dissipation			2	W
<b>MOUNTING</b>					
R <sub>th(j-h)</sub>	Thermal impedance, DC	Junction to heatsink, double side cooled		21	°C/kW
R <sub>th(c-h)</sub>	Thermal impedance	Case to heatsink, double side cooled		6	°C/kW
T <sub>j</sub>	Operating junction temperature			-30 / 140	°C
F	Mounting force			22.0 / 24,5	kN
	Mass			520	g
<b>ORDERING INFORMATION : AT607 S 08</b> standard specification <input type="checkbox"/> VDRM&VRRM/100 <input type="checkbox"/>					


## DISSIPATION CHARACTERISTICS

### SQUARE WAVE

Th [°C]




PF(AV) [W]




## DISSIPATION CHARACTERISTICS

SINE WAVE

Th [°C]




PF(AV) [W]




# AT607 PHASE CONTROL THYRISTOR

FINAL SPECIFICATION mag 06 - ISSUE : 04



ON-STATE CHARACTERISTIC  
T<sub>j</sub> = 140 °C



SURGE CHARACTERISTIC  
T<sub>j</sub> = 140 °C



TRANSIENT THERMAL IMPEDANCE  
DOUBLE SIDE COOLED



Dimensions  
in mm



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm.

In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

