## Features

- Operating Voltage: 3.3V
- Access Time:
  - 15 ns (AT60142F)
  - <15 ns (AT60142G in development, prototypes in Q4 2007)
- Very Low Power Consumption
  - Active: 650 mW (Max) @ 15 ns, 540 mW (Max) @ 25 ns
  - Standby: 3.3 mW (Typ)
- Wide Temperature Range: -55 to +125°C
- TTL-Compatible Inputs and Outputs
- Asynchronous
- Designed on 0.25 μm Radiation Hardened Process
- No Single Event Latch Up below LET Threshold of 80 MeV/mg/cm<sup>2</sup>
- Tested up to a Total Dose of 300 krads (Si) according to MIL-STD-883 Method 1019
- 500 Mils Wide FP36 Package
- ESD Better than 4000V
- Quality Grades: ESCC with 9301/052, QML-Q or V with smd 5962-05208

# Description

The AT60142F/G is a very low power CMOS static RAM organized as 524 288 x 8 bits.

Atmel brings the solution to applications where fast computing is as mandatory as low consumption, such as aerospace electronics, portable instruments, or embarked systems.

Utilizing an array of six transistors (6T) memory cells, the AT60142F/G combines an extremely low standby supply current (Typical value = 1 mA) with a fast access time at 15 ns or better over the full military temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise.

The AT60142F/G is processed according to the methods of the latest revision of the MIL PRF 38535 or ESCC 9000.

It is produced on a radiation hardened 0.25  $\mu m$  CMOS process.




Rad Hard 512K x 8 Very Low Power CMOS SRAM

AT60142F AT60142G

Rev. 4408F-AERO-07/07



# **Block Diagram**



# **Pin Configuration**

A0		1	5	36	Ъ	NC
A1		2		35	B	A18
A2		3		34	þ	A17
A3		4	ω	33	Ь	A16
A4		5	6 -	32	Ь	A15
CS		6	<b>D</b> .	31	口	OE
I/O1		7	36 - pin -Flatpack - 500 Mils	30		I/08
I/O2		8	Fa	29	Þ	I/07
Vcc		9	ŧ	28	Þ	GND
GND		10	ac	27	þ	Vcc
I/O3		11	Ϋ́.	26	þ	I/O6
I/O4		12	50	25	口	I/O5
WE		13	Õ	24		A14
A5		14	≦ ≣	23	þ	A13
A6		15	S	22	Þ	A12
A7		16		21		A11
A8	Г	17		20	口	A10
A9		18		19	Ь	N/C





# **Pin Description**

#### Table 1. Pin Names

Name	Description
A0 - A18	Address Inputs
I/O1 - I/O8	Data Input/Output
CS	Chip Select
WE	Write Enable
OE	Output Enable
Vcc	Power Supply
GND	Ground

## Table 2. Truth Table<sup>(1)</sup>

CS	WE	OE	Inputs/Outputs	Mode
н	х	х	Z	Deselect/ Power-down
L	Н	L	Data Out	Read
L	L	х	Data In	Write
L	Н	Н	Z	Output Disable

Note: 1. L=low, H=high, X= L or H, Z=high impedance.

## **Electrical Characteristics**

## **Absolute Maximum Ratings\***

Supply Voltage to GND Potential:0.5V + 4.6V	/
DC Input Voltage:GND -0.5V to 4.6V	/
DC Output Voltage High Z State:GND -0.5V to 4.6V	/
Storage Temperature:65°C to + 150°C	)
Output Current Into Outputs (Low): 20 mA	١
Electro Statics Discharge Voltage:> 4000V (MIL STD 883D Method 3015.3)	)

\*NOTE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Military Operating Range**

	Operating Voltage	Operating Temperature
Military	3.3 <u>+</u> 0.3V	-55°C to + 125°C

### **Recommended DC Operating Conditions**

Parameter	Description	Min	Тур	Мах	Unit
Vcc	Supply voltage	3	3.3	3.6	V
GND	Ground	0.0	0.0	0.0	V
V <sub>IL</sub>	Input low voltage	GND - 0.3	0.0	0.8	V
V <sub>IH</sub>	Input high voltage	2.2	-	V <sub>CC</sub> + 0.3	V

### Capacitance

Parameter	Description	Min	Тур	Мах	Unit
C <sub>in</sub> <sup>(1)</sup>	Input capacitance	_	_	12	pF
C <sub>out</sub> <sup>(1)</sup>	Output capacitance	-	-	12	pF

Note: 1. Guaranteed but not tested.





### **DC Parameters**

Parameter	Description	Minimum	Typical	Maximum	Unit
IIX <sup>(1)</sup>	Input leakage current	-1	-	1	μΑ
IOZ <sup>(1)</sup>	Output leakage current	-1	-	1	μΑ
VOL <sup>(2)</sup>	Output low voltage	-	-	0.4	V
VOH <sup>(3)</sup>	Output high voltage	2.4	_	_	V

1. GND <  $V_{IN}$  <  $V_{CC}$ , GND <  $V_{OUT}$  <  $V_{CC}$  Output Disabled.

2.  $V_{CC}$  min.  $I_{OL}$  = 8 mA

3.  $V_{CC}$  min.  $I_{OH}$  = -4 mA.

### Consumption

Symbol	Description	TAVAV/TAVAW Test Condition	AT60142F-15	Unit	Value
I <sub>CCSB</sub> <sup>(1)</sup>	Standby Supply Current	_	2	mA	max
I <sub>CCSB1</sub> <sup>(2)</sup>	Standby Supply Current	-	1.8	mA	max
I <sub>CCOP</sub> <sup>(3)</sup> Read	Dynamic Operating Current	15 ns 25 ns 50 ns 1 μs	180 150 75 10	mA	max
I <sub>CCOP</sub> <sup>(4)</sup> Write	I <sub>CCOP</sub> <sup>(4)</sup> Write Dynamic Operating Current		150 130 120 100	mA	max

1.

2.

3.


4.

### **Data Retention Mode**

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

- During data retention chip select  $\overline{\text{CS}}$  must be held high within V<sub>cc</sub> to V<sub>cc</sub> -0.2V. 1.
- 2. Output Enable  $(\overline{OE})$  should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
- During power-up and power-down transitions  $\overline{CS}$  and  $\overline{OE}$  must be kept between 3.  $V_{\rm CC}$  + 0.3V and 70% of  $V_{\rm CC}.$
- 4. The RAM can begin operation >  $t_R$  ns after  $V_{CC}$  reaches the minimum operation voltages (3V).





#### **Data Retention Characteristics**

Parameter	Description	Min	Typ T <sub>A</sub> = 25°C	Max	Unit
V <sub>CCDR</sub>	V <sub>CC</sub> for data retention	2.0	-	-	V
t <sub>CDR</sub>	Chip deselect to data retention time	0.0	_	_	ns
t <sub>R</sub>	Operation recovery time	t <sub>AVAV</sub> <sup>(1)</sup>	-	-	ns
I <sub>CCDR</sub> <sup>(2)</sup>	Data retention current	-	0.700	1.3	mA

1.

 $\frac{T_{\text{AVAV}}}{\text{CS}} = \text{Read cycle time.} \\ \text{CS} = \text{V}_{\text{CC}}, \text{ V}_{\text{IN}} = \text{GND/V}_{\text{CC}}.$ 2.







## **AC Characteristics**

Temperature Range:	55 +125°C
Supply Voltage:	. 3.3 <u>+</u> 0.3V
Input Pulse Levels:	. GND to 3.0V
Input Rise and Fall Times:	. 3ns (10 - 90%)
Input and Output Timing Reference Levels:	. 1.5V
Output Loading I <sub>OL</sub> /I <sub>OH</sub> :	. See Figure 1

### Figure 2. AC Test Loads Waveforms







Specific (thz, tlz, twhz, tow, tolz, tohz)

### Write Cycle

Symbol	Parameter	AT60142F-15	Unit	Value
TAVAW	Write cycle time	15	ns	min
TAVWL	Address set-up time	0	ns	min
TAVWH	Address valid to end of write	8	ns	min
TDVWH	Data set-up time	7	ns	min
TELWH	CS low to write end	12	ns	min
TWLQZ	Write low to high Z <sup>(1)</sup>	6	ns	max
TWLWH	Write pulse width	8	ns	min
TWHAX	Address hold from end of write	0	ns	min
TWHDX	Data hold time	0	ns	min
TWHQX	Write high to low $Z^{(1)}$	3	ns	min

Notes: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 7.)








Figure 4. Write Cycle 2. WE Controlled, OE Low







**Figure 5.** Write Cycle 3.  $\overline{CS}$  Controlled<sup>(1)</sup>




Note: The internal write time of the memory is defined by the overlap of  $\overline{CS}$  Low and  $\overline{W}$  LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going in active mode. The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write. Data out is high impedance if  $\overline{OE} = V_{H}$ .

## **Read Cycle**


Symbol	Parameter	AT60142F-15	Unit	Value
TAVAV	Read cycle time	15	ns	min
TAVQV	Address access time	15	ns	max
TAVQX	Address valid to low Z	5	ns	min
TELQV	Chip-select access time	15	ns	max
TELQX	$\overline{\text{CS}}$ low to low Z <sup>(1)</sup>	5	ns	min
TEHQZ	$\overline{\text{CS}}$ high to high $Z^{(1)}$	6	ns	max
TGLQV	Output Enable access time	6	ns	max
TGLQX	$\overline{OE}$ low to low $Z^{(1)}$	2	ns	min
TGHQZ	$\overline{\text{OE}}$ high to high Z <sup>(1)</sup>	5	ns	max

Note: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 7.)

## **Figure 6.** Read Cycle nb 1: Address Controlled ( $\overline{CS} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ )











# **Ordering Information**

Part Number	Temperature Range	Speed	Package	Flow
AT60142F-DC15M-E	25°C	15 ns/3.3V	FP36.5	Engineering Samples
5962-0520802QXC	-55° to +125°C	15 ns/3.3V	FP36.5	QML Q
5962-0520802VXC	-55° to +125°C	15 ns/3.3V	FP36.5	QML V
5962R0520802VXC	-55° to +125°C	15 ns/3.3V	FP36.5	QML V RHA
930105202	-55° to +125°C	15 ns/3.3V	FP36.5	ESCC
AT60142F-DS15M-E	25°C	15 ns/3.3V	FP36.5 grounded lid	Engineering Samples
5962-0520802QYC	-55° to +125°C	15 ns/3.3V	FP36.5 grounded lid	QML Q
5962-0520802VYC	-55° to +125°C	15 ns/3.3V	FP36.5 grounded lid	QML V
5962R0520802VYC	-55° to +125°C	15 ns/3.3V	FP36.5 grounded lid	QML V RHA
AT60142F-DS15-SCC <sup>(3)</sup>	-55° to +125°C	15 ns/3.3V	FP36.5 grounded lid	ESCC
AT60142F-DD15M-E <sup>(1)</sup>	25°C	15 ns/3.3V	Die	Engineering Samples
AT60142F-DD15MSV <sup>(1) (2)</sup>	-55° to +125°C	15 ns/3.3V	Die	QML V


Note: 1. Contact Atmel for availability.

2. Will be replaced by SMD part number when available.

3. Will be replaced by ESCC part number when available.

## **Package Drawings**

## 36-lead Flat Pack (500 Mils)



Notes: 1. package DC : lid is NOT connected to GROUND 2. package DS : lid is connected to GROUND

# Document Revision History

Rev. F

1. Split datasheet into two separate documents: removed AT60142FT from this document. Please refer to document 7726 on the Atmel web site.





#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF/Automotive**

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

©2007 Atmel Corporation. All rights reserved. Atmel<sup>®</sup> and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

