## DAC1054 Quad 10-Bit Voltage-Output Serial D/A Converter with Readback

## General Description

The DAC1054 is a complete quad 10-bit voltage-output digi-tal-to-analog converter that can operate on a single 5 V supply. It includes on-chip output amplifiers, internal voltage reference, and serial microprocessor interface. By combining in one package the reference, amplifiers, and conversion circuitry for four D/A converters, the DAC1054 minimizes wiring and parts count and is hence ideally suited for applications where cost and board space are of prime concern.

The DAC1054 also has a data readback function, which can be used by the microprocessor to verify that the desired input word has been properly latched into the DAC1054's data registers. The data readback function simplifies the design and reduces the cost of systems which need to verify data integrity.
The logic comprises a MICROWIRETM-compatible serial interface and control circuitry. The interface allows the user to write to any one of the input registers or to all four at once. The latching registers are double-buffered, consisting of 4 separate input registers and 4 DAC registers. Each DAC register may be written to individually. Double buffering allows all 4 DAC outputs to be updated simultaneously or individually.
The four reference inputs allow the user to configure the system to have a separate output voltage range for each DAC. The output voltage of each DAC can range between 0.3 V and 2.8 V and is a function of $\mathrm{V}_{\text {BIAS }}, \mathrm{V}_{\text {REF }}$, and the input word.

## Features

- Single +5 V supply operation
- MICROWIRE serial interface allows easy interface to many popular microcontrollers including the COPSTM and HPCTM families of microcontrollers
- Data readback capability
- Output data can be formatted to read back MSB or LSB first
- Versatile logic allows selective or global update of the DACs
- Power fail flag

■ Output amplifiers can drive $2 \mathrm{k} \Omega$ load

- Synchronous/asynchronous update of the DAC outputs


## Key Specifications

- Guaranteed monotonic over temperature
- Integral linearity error
$\pm 3 / 4$ LSB max
- Output settling time
- Analog output voltage range

■ Supply voltage range

- Clock frequency for write
- Clock frequency for read back
$\mu \mathrm{s} \max$
0.3 V to 2.8 V
4.5 V to 5.5 V

10 MHz max
$5 \mathrm{MHz} \max$

- Power dissipation ( $\mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz}$ )

100 mW max

- On-board reference
$2.65 \mathrm{~V} \pm 2 \% \max$


## Applications

- Automatic test equipment
- Industrial process controls
- Automotive controls and diagnostics
- Instrumentation


## Connection Diagram



TL/H/11437-1
Top View

Ordering Information

| Industrial $\left(-\mathbf{4 0}{ }^{\circ} \mathbf{C}<\mathbf{T}_{\mathbf{A}}<+\mathbf{8 5}{ }^{\circ} \mathbf{C}\right)$ | Package |
| :--- | :---: |
| DAC1054CIN | N24A Molded DIP |
| DAC1054CIWM | M24B Small Outline |
| Military ( $-\mathbf{5 5}{ }^{\circ} \mathbf{C}<\mathbf{T}_{\mathbf{A}}<+\mathbf{1 2 5}{ }^{\circ} \mathbf{C}$ ) |  |
| DAC1054CMJ/883 or <br> $5962-9466201 M J A ~$ | J24A Ceramic DIP |


| Absolute Maximum Ratings (Notes 1 \& 2) |  |
| :---: | :---: |
| If Military/Aerospace specified devi please contact the National Semi Office/Distributors for availability and | vices are required, miconductor Sales and specifications. |
| Supply Voltage ( $\mathrm{AV}_{\mathrm{CC}}$, $\mathrm{DV}_{\mathrm{CC}}$ ) | 7 V |
| Supply Voltage Difference ( $\mathrm{AV}_{\mathrm{CC}}-\mathrm{DV}_{C C}$ ) | C) $\pm 5.5 \mathrm{~V}$ |
| Voltage at Any Pin (Note 3) A | $\begin{array}{r} \mathrm{GND}-0.3 \mathrm{~V} \text { to } \\ \mathrm{AV}_{\mathrm{CC}} / D V_{\mathrm{CC}}+0.3 \mathrm{~V} \end{array}$ |
| Input Current at Any Pin (Note 3) | 5 mA |
| Package Input Current (Note 4) | 30 mA |
| Power Dissipation (Note 5) | 950 mW |
| ESD Susceptibility (Note 6) |  |
| Human Body Model | 2000V |
| Machine Model | 200 V |



## Converter Electrical Characteristics

The following specifications apply for $\mathrm{AV}_{C C}=D V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.65 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\left(\mathrm{R}_{\mathrm{L}}\right.$ is the load resistor on the analog outputs - pins 2, 13, 17, and 23) and $f_{C L K}=10 \mathrm{MHz}$ unless otherwise specified. Boldface limits apply for $\mathbf{T}_{\mathbf{A}}$ $=\mathbf{T}_{\mathbf{J}}$ from $\mathbf{T}_{\text {MIN }}$ to $\mathbf{T}_{\text {MAX }}$. All other limits apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Typical (Note 8) | Limit (Note 9) | Units (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC CHARACTERISTICS |  |  |  |  |  |
| n | Resolution |  | 10 | 10 | bits |
|  | Monotonicity | (Note 10) | 10 | 10 | bits |
|  | Integral Linearity Error DAC1054CIN, DAC1054CIWM | (Note 11) |  | $\pm 0.75$ | LSB (max) |
|  | Differential Linearity Error |  |  | $\pm 1.0$ | LSB (max) |
|  | Fullscale Error | (Note 12) |  | $\pm 30$ | mV |
|  | Fullscale Error Tempco | (Note 13) | -38 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | Zero Error | (Note 14) |  | $\pm 25$ | mV |
|  | Zero Error Tempco | (Note 13) | -38 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | Power Supply Sensitivity | (Note 15) |  | -34 | dB (max) |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{t}_{\text {s }+}$ | Positive Voltage Output Settling Time | (Note 16) $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | 1.8 | 3.2 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {S }}$ | Negative Voltage Output Settling Time | (Note 16) $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | 2.3 | 3.7 | $\mu \mathrm{S}$ |
|  | Digital Crosstalk | (Note 17) | 15 |  | $m V_{p-p}$ |
|  | Digital Feedthrough | (Note 18) | 15 |  | $m V_{p-p}$ |
|  | Clock Feedthrough | (Note 19) | 20 |  | $m V_{p-p}$ |
|  | Channel-to-Channel Isolation | (Note 20) | -71 |  | dB |
|  | Glitch Energy | (Note 21) | 7 |  | $\mathrm{nV}-\mathrm{s}$ |
|  | Peak Value of Largest Glitch |  | 38 |  | mV |
| PSRR | Power Supply Rejection Ratio | (Note 22) | -49 |  | dB |


| Converter Electrical Characteristics (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| The following specifications apply for $A V_{C C}=D V_{C C}=5 \mathrm{~V}, V_{R E F}=2.65 \mathrm{~V}, V_{B I A S}=1.4 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega\left(R_{L}\right.$ is the load resistor on the analog outputs - pins 2, 13, 17, and 23) and $\mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz}$ unless otherwise specified. Boldface limits apply for $\mathbf{T}_{\mathbf{A}}$ $=\mathbf{T}_{\mathbf{J}}$ from $\mathbf{T}_{\text {MIN }}$ to $\mathbf{T}_{\text {MAX }}$. All other limits apply for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| Symbol | Parameter | Conditions | Typical (Note 3) | Limit (Note 4) | Units (Limits) |
| DIGITAL AND DC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage | $\mathrm{AV}_{\mathrm{CC}}=\mathrm{DV}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 2.0 | $V(\min )$ |
| $\mathrm{V}_{\text {IN }(0)}$ | Logical "0" Input Voltage | $\mathrm{AV}_{\mathrm{CC}}=\mathrm{DV}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 0.8 | $V$ (max) |
| ILL | Digital Input Leakage Current |  |  | 1 | $\mu \mathrm{A}$ (max) |
| $\mathrm{ClN}_{\mathrm{I}}$ | Input Capacitance |  | 4 |  | pF |
| COUT | Output Capacitance |  | 5 |  | pF |
| $\mathrm{V}_{\text {OUT(1) }}$ | Logical "1" Output Voltage | $\mathrm{I}_{\text {SOURCE }}=0.8 \mathrm{~mA}$ |  | 2.4 | $V(\min )$ |
| V OUT(0) | Logical "0" Output Voltage | $\mathrm{I}_{\text {SINK }}=3.2 \mathrm{~mA}$ |  | 0.4 | $V$ (max) |
| $\mathrm{V}_{\text {INT }}$ | Interrupt Pin Output Voltage | $10 \mathrm{k} \Omega$ Pullup |  | 0.4 | $V$ (max) |
| Is | Supply Current | Outputs Unloaded | 14 | 20 | mA |
| REFERENCE INPUT CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Input Voltage Range |  | 0-2.75 |  | $V$ |
| $\mathrm{R}_{\text {REF }}$ | Input Resistance |  | 7 | $\begin{aligned} & 4 \\ & 9 \end{aligned}$ | $\mathrm{k} \Omega$ (min) <br> $k \Omega$ (max) |
| $\mathrm{C}_{\text {REF }}$ | Input Capacitance | Full-Scale Data Input | 25 |  | pF |
| $\mathrm{V}_{\text {BIAS }}$ INPUT CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{V}_{\text {BIAS }}$ | $\mathrm{V}_{\text {BIAS }}$ Input Voltage Range |  | 0.3-1.4 |  | V |
|  | Input Leakage |  | 1 |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {BIAS }}$ | Input Capacitance |  | 9 |  | pF |
| BANDGAP REFERENCE CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=220 \mu \mathrm{~F}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ OUT | Output Voltage |  |  | $2.65 \pm 2 \%$ | V |
| $\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{T}$ | Tempco | (Note 23) | 29 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | Line Regulation | $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=4 \mathrm{~mA}$ |  | 5 | mV |
| $\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{l}_{\mathrm{L}}$ | Load Regulation | $\begin{aligned} & 0<\mathrm{I}_{\mathrm{L}}<4 \mathrm{~mA} \\ & -1<\mathrm{I}_{\mathrm{L}}<0 \mathrm{~mA} \end{aligned}$ | 2.5 | 10 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| ISC | Short Circuit Current | $\mathrm{V}_{\text {REF }}$ OUT $=0 \mathrm{~V}$ | 12 |  | mA |
| AC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time |  |  | 15 | ns (min) |
| $t_{\text {DH }}$ | Data Hold Time |  |  | 0 | $n s$ (min) |
| $\mathrm{t}_{\mathrm{CS}}$ | Control Setup Time |  |  | 15 | ns (min) |
| ${ }_{\text {t }}$ | Control Hold Time |  |  | 0 | ns (min) |
| ${ }_{\text {f WMAX }}$ | Clock Frequency Write |  |  | 10 | MHz (max) |
| $\mathrm{f}_{\mathrm{RMAX}}$ | Clock Frequency Readback |  |  | 5 | MHz (max) |
| $\mathrm{t}_{\mathrm{H}}$ | Minimum Clock High Time |  |  | 20 | ns (min) |
| $t_{L}$ | Minimum Clock Low Time |  |  | 20 | ns (min) |
|  |  |  |  |  |  |

## Converter Electrical Characteristics (Continued)

The following specifications apply for $A V_{C C}=D V_{C C}=5 V, V_{R E F}=2.65 V, V_{B I A S}=1.4 V, R_{L}=2 \mathrm{k} \Omega\left(R_{L}\right.$ is the load resistor on the analog outputs - pins 2, 13, 17, and 23) and fCLK $=10 \mathrm{MHz}$ unless otherwise specified. Boldface limits apply for $\mathbf{T}_{\mathbf{A}}$ $=\mathbf{T}_{\mathbf{J}}$ from $\mathbf{T}_{\text {MIN }}$ to $\mathbf{T}_{\text {MAX }}$. All other limits apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Typical <br> (Note 3) | Limit <br> (Note 4) | Units <br> (Limits) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| AC ELECTRICAL CHARACTERISTICS (Continued) |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CZ} 1}$ | Output Hi-Z to Valid 1 | $\mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}$ |  | $\mathbf{7 0}$ | $\mathrm{ns}(\mathrm{max})$ |
| $\mathrm{t}_{\mathrm{CZO}}$ | Output Hi-Z to Valid 0 | $\mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}$ | $\mathbf{7 0}$ | $\mathrm{ns}(\mathrm{max})$ |  |
| $\mathrm{t}_{1 \mathrm{H}}$ | $\overline{\mathrm{CS}}$ to Output Hi-Z | $10 \mathrm{k} \Omega$ with $60 \mathrm{pF}, \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}$ |  | $\mathbf{1 5 0}$ | $\mathrm{ns}(\mathrm{max})$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $\overline{\mathrm{CS}}$ to Output Hi-Z | $10 \mathrm{k} \Omega$ with $60 \mathrm{pF}, \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}$ |  | $\mathbf{1 3 0}$ | $\mathrm{ns}(\mathrm{max})$ |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional. These ratings do not guarantee specific performance limits, however. For guaranteed specifications and test conditions, see the Converter Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
Note 2: All voltages are measured with respect to ground, unless otherwise specified.
Note 3: When the input voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$ at any pin exceeds the power supply rails $\left(\mathrm{V}_{\mathbb{I N}}<\mathrm{GND}\right.$ or $\left.\mathrm{V}_{\mathbb{I N}}>\mathrm{V}^{+}\right)$the absolute value of current at that pin should be limited to 5 mA or less.
Note 4: The sum of the currents at all pins that are driven beyond the power supply voltages should not exceed 30 mA .
Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{J m a x}$ (maximum junction temperature), $\Theta_{J A}$ (package junction to ambient thermal resistance), and $T_{A}$ (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{D \max }=\left(T_{J \max }-T_{A}\right) / \Theta_{J A}$ or the number given in the Absolute Maximum Ratings, whichever is lower. The table below details $T_{J m a x}$ and $\Theta_{J A}$ for the various packages and versions of the DAC1054.

| Part Number | $\mathbf{T}_{\text {Jmax }}\left({ }^{\circ} \mathbf{C}\right)$ | $\Theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: |
| DAC1054CIN | 125 | 42 |
| DAC1054CIWM | 125 | 57 |

Note 6: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.
Note 7: See AN450 "Surface Mounting Methods and Their Effect on Production Reliability" of the section titled "Surface Mount" found in any current Linear Databook for other methods of soldering surface mount devices.
Note 8: Typicals are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and represent most likely parametric norm.
Note 9: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 10: A monotonicity of 10 bits for the DAC1054 means that the output voltage changes in the same direction (or remains constant) for each increase in the input code.

Note 11: Integral linearity error is the maximum deviation of the output from the line drawn between zero and full-scale (excluding the effects of zero error and fullscale error).
Note 12: Full-scale error is measured as the deviation from the ideal 2.800 V full-scale output when $\mathrm{V}_{\text {REF }}=2.650 \mathrm{~V}$ and $\mathrm{V}_{\text {BIAS }}=1.400 \mathrm{~V}$.
Note 13: Full-scale error tempco and zero error tempco are defined by the following equation:

$$
\text { Error tempco }=\left[\frac{\operatorname{Error}\left(\mathrm{T}_{\text {MAX }}\right)-\operatorname{Error}\left(\mathrm{T}_{\mathrm{MIN}}\right)}{\mathrm{V}_{\text {SPAN }}}\right]\left[\frac{10^{6}}{\mathrm{~T}_{\text {MAX }}-\mathrm{T}_{\text {MIN }}}\right]
$$

where Error ( $\mathrm{T}_{\text {MAX }}$ ) is the zero error or full-scale error at $\mathrm{T}_{\text {MAX }}$ (in volts), and Error ( $\mathrm{T}_{\text {MIN }}$ ) is the zero error or full-scale error at $\mathrm{T}_{\text {MIN }}$ (in volts); $\mathrm{V}_{\text {SPAN }}$ is the output voltage span of the DAC1054, which depends on $V_{\text {BIAS }}$ and $\mathrm{V}_{\text {REF }}$.
Note 14: Zero error is measured as the deviation from the ideal 0.302 V output when $\mathrm{V}_{\mathrm{REF}}=2.650 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=1.400 \mathrm{~V}$, and the digital input word is all zeros.
Note 15: Power Supply Sensitivity is the maximum change in the offset error or the full-scale error when the power supply differs from its optimum 5 V by up to $0.50 \mathrm{~V}(10 \%)$. The load resistor $R_{L}=2 \mathrm{k} \Omega$.
Note 16: Positive or negative settling time is defined as the time taken for the output of the DAC to settle to its final full-scale or zero output to within $\pm 0.5$ LSB. This time shall be referenced to the $50 \%$ point of the positive edge of $\overline{\mathrm{CS}}$, which initiates the update of the analog outputs.
Note 17: Digital crosstalk is the glitch measured on the output of one DAC while applying an all Os to all 1 s transition at the input of the other DACs
Note 18: All DACs have full-scale outputs latched and DI is clocked with no update of the DAC outputs. The glitch is then measured on the DAC outputs. Note 19: Clock feedthrough is measured for each DAC with its output at full-scale. The serial clock is then applied to the DAC at a frequency of 10 MHz and the glitch on each DAC full-scale output is measured.
Note 20: Channel-to-channel isolation is a measure of the effect of a change in one DAC's output on the output of another DAC. The VREF of the first DAC is varied between 1.4 V and 2.65 V at a frequency of 15 kHz while the change in full-scale output of the second DAC is measured. The first DAC is loaded with all 0 s .
Note 21: Glitch energy is the difference between the positive and negative glitch areas at the output of the DAC when a 1 LSB digital input code change is applied to the input. The glitch energy will have its largest value at one of the three major transitions. The peak value of the maximum glitch is separately specified.
Note 22: Power Supply Rejection Ratio is measured by varying $A V_{C C}=D V_{C C}$ between 4.50 V and 5.50 V with a frequency of 10 kHz and measuring the proportion of this signal imposed on a full-scale output of the DAC under consideration.
Note 23: The bandgap reference tempco is defined by the largest value from the following equations:
$\operatorname{Tempco}\left(T_{\text {MAX }}\right)=\left[\frac{V_{\text {REF }}\left(T_{\text {MAX }}\right)-V_{\text {REF }}\left(T_{\text {ROOM }}\right)}{V_{\text {REF }}\left(T_{\text {ROOM }}\right)}\right]\left[\frac{10^{6}}{T_{\text {MAX }}-T_{\text {ROOM }}}\right]$ or Tempco $\left(T_{\text {MIN }}\right)=\left[\frac{V_{\text {REF }}\left(T_{\text {MIN }}\right)-V_{\text {REF }}\left(T_{\text {ROOM }}\right)}{V_{\text {REF }}\left(T_{\text {ROOM }}\right)}\right]\left[\frac{10^{6}}{T_{\text {ROOM }}-T_{\text {MIN }}}\right]$
where $T_{\text {ROOM }}=25^{\circ} \mathrm{C}$, $V_{\text {REF }}\left(T_{\text {MAX }}\right)$ is the reference output at $T_{\text {MAX }}$, and similarly for $V_{\text {REF }}\left(T_{\text {MIN }}\right)$ and $V_{\text {REF }}\left(T_{\text {ROOM }}\right)$.
Note 24: A Military RETS specification is available upon request

## Typical Converter Performance Characteristics




## Typical Reference Performance Characteristics



## TRI-STATE Test Circuits and Waveforms



TL/H/11437-5


TL/H/11437-7
Timing Waveforms


## Timing Diagrams



FIGURE 1. Write to One DAC with Update of Output $(\overline{\mathbf{A U}}=\mathbf{1}), 10 \mathrm{MHz}$ Maximum CLK Rate



## Applications Information

## FUNCTIONAL DESCRIPTION

The DAC1054 is a monolithic quad 10-bit digital-to-analog converter that is designed to operate on a single 5 V supply. Each of the four units is comprised of an input register, a DAC register, a shift register, a current output DAC, and an output amplifier. In addition, the DAC1054 has an onboard bandgap reference and a logic unit which controls the internal operation of the DAC1054 and interfaces it to microprocessors.
Each of the four internal 10-bit DACs uses a modified R-2R ladder to effect the digital-to-analog conversion (Figure 5). The resistances corresponding to the 2 most significant bits are segmented to reduce glitch energy and to improve matching. The bottom of the ladder has been modified so that the voltage across the LSB resistor is much larger than the input offset voltage of the buffer amplifier. The input digital code determines the state of the switches in the ladder network. An internal EEPROM, which is programmed at the factory, is used to correct for linearity errors in the resistor ladder of each of the four internal DACs. The codes stored in the EEPROM's memory locations are converted to a current, IEEPROM, with a small trim DAC. The sum of currents IOUT1 and lout2 is fixed and is given by

$$
\mathrm{I}_{\mathrm{OUT} 1}+\mathrm{I}_{\text {OUT2 }}=\left(\frac{\mathrm{V}_{\text {REF }}-\mathrm{V}_{\mathrm{BIAS}}}{R}\right) \frac{1023}{1024}
$$



TL/H/11437-16
FIGURE 5. Equivalent Circuit of R-2R Ladder and Output Amplifier


FIGURE 6. Generating a $\mathrm{V}_{\text {BIAS }}=1.40 \mathrm{~V}$ from the Internal Reference, Typical Application

## Digital Interface

The DAC1054 has two interface modes: a WRITE mode and a READ mode. The WRITE mode is used to convert a 10 -bit digital input word into a voltage. The READ mode is used to read back the digital data that was sent to one or all of the DACs. The WRITE mode maximum clock rate is 10 MHz . READ mode is limited to a 5 MHz maximum clock rate. These modes are selected by the appropriate setting of the RD/WR bit, which is part of the instruction byte. The instruction byte precedes the data byte at the DI pin. In both modes, a high level on the Start Bit (SB) alerts the DAC to respond to the remainder of the input stream.
Table I lists the instruction set for the WRITE mode when writing to only a single DAC, and Table II lists the instruction set for a global write. Bits A0 and A1 select the DAC to be written to. The DACs are always written to MSB first. All DACs will be written to sequentially if the global bit $(G)$ is
high; DAC 1 is written to first, then DACs 2, 3 and 4 (in that order). For a global write bits A0 and A1 of the instruction byte are not required (see Figure 2 timing diagram). If the update bit $(\mathrm{U})$ is high, then the DAC output(s) will be updated on the rising edge of $\overline{\mathrm{CS}}$; otherwise, the new data byte will be placed only in the input register. Chip Select (CS) must remain low for at least one clock cycle after the last data bit has been entered. (See Figures 1 and 2)
When the $U$ bit is set low an asynchronous update of all the DAC outputs can be achieved by taking $\overline{\mathrm{AU}}$ low. The contents of the input registers are loaded into the DAC registers, with the update occurring on the falling edge of $\overline{\mathrm{AU}} . \overline{\mathrm{CS}}$ must be held high during an asynchronous update.
All DAC registers will have their contents reset to all zeros on power up.

TABLE I. WRITE Mode Instruction Set (Writing to a Single DAC)

| SB | RD/WR | G | U | A1 | A0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# 1 | Bit \#2 | Bit \#3 | Bit \# 4 | Bit \# 5 | Bit \# 6 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | Write DAC 1, no update of DAC outputs |
| 1 | 0 | 0 | 0 | 0 | 1 | Write DAC 2, no update of DAC outputs |
| 1 | 0 | 0 | 0 | 1 | 0 | Write DAC 3, no update of DAC outputs |
| 1 | 0 | 0 | 0 | 1 | 1 | Write DAC 4, no update of DAC outputs |
| 1 | 0 | 0 | 1 | 0 | 0 | Write DAC 1, update DAC 1 on $\overline{\mathrm{CS}}$ rising edge |
| 1 | 0 | 0 | 1 | 0 | 1 | Write DAC 2, update DAC 2 on $\overline{C S}$ rising edge |
| 1 | 0 | 0 | 1 | 1 | 0 | Write DAC 3 , update DAC 3 on $\overline{C S}$ rising edge |
| 1 | 0 | 0 | 1 | 1 | 1 | Write DAC 4, update DAC 4 on $\overline{C S}$ rising edge |

TABLE II. WRITE Mode Instruction Set (Writing to all DACs)

| SB | RD/WR | G | $\mathbf{U}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| Bit \# 1 | Bit \# 2 | Bit \#3 | Bit \# 4 |  |
| 1 | 0 | 1 | 0 | Write all DACs, no update of outputs |
| 1 | 0 | 1 | 1 | Write all DACs, update all outputs on $\overline{\text { CS }}$ rising edge |

## Digital Interface (Continued)

Table III lists the instruction set for the READ mode. By the appropriate setting of the global (G) and address (A1 and AO) bits, one can select a specific DAC to be read, or one can read all the DACs in succession, starting with DAC 1. The R/F bit determines whether the data changes on the rising or the falling edge of the system clock. With the R/F bit high, DO goes out of TRI-STATE on the rising edge that occurs $11 / 2$ clock cycles after the end of the instruction byte; the data will continue to be sequentially clocked out by the
following rising clock edges. With the R/F bit low, DO goes out of TRI-STATE on the falling edge that occurs 1 clock cycle after the end of the instruction byte; the data will continue to be sequentially clocked by the next falling clock edges. The rising edge of $\overline{C S}$ returns DO to TRI-STATE. Read back with the R/F bit set high is not MICROWIRE compatible. One can choose to read the data back MSB first or LSB first by setting the M/L bit. (See Figures 3 and 4)

TABLE III. READ MODE Instruction Set

| SB | RD/WR | G | R/F | M/L | A1 | A0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# 1 | Bit \# 2 | Bit \# 3 | Bit \# 4 | Bit \# 5 | Bit \# 6 | Bit \#7 |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read DAC 1, LSB first, data changes on the falling edge |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | Read DAC 2, LSB first, data changes on the falling edge |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | Read DAC 3, LSB first, data changes on the falling edge |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | Read DAC 4, LSB first, data changes on the falling edge |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | Read DAC 1, MSB first, data changes on the falling edge |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | Read DAC 2, MSB first, data changes on the falling edge |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | Read DAC 3, MSB first, data changes on the falling edge |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | Read DAC 4, MSB first, data changes on the falling edge |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | Read DAC 1, LSB first, data changes on the rising edge |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | Read DAC 2, LSB first, data changes on the rising edge |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | Read DAC 3, LSB first, data changes on the rising edge |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | Read DAC 4, LSB first, data changes on the rising edge |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | Read DAC 1, MSB first, data changes on the rising edge |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | Read DAC 2, MSB first, data changes on the rising edge |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read DAC 3, MSB first, data changes on the rising edge |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | Read DAC 4, MSB first, data changes on the rising edge |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | Read all DACs, LSB first, data changes on the falling edge |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | Read all DACs, MSB first, data changes on the falling edge |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | Read all DACs, LSB first, data changes on the rising edge |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | Read all DACs, MSB first, data changes on the rising edge |

## Power Fail Function

The DAC1054 powers up with the $\overline{\mathrm{NT}}$ pin in a Low state. To force this output high and reset this flag, the $\overline{\mathrm{CS}}$ pin will have to be brought low. When this is done the $\overline{\mathrm{NT}}$ output will be pulled high again via an external $10 \mathrm{k} \Omega$ pull-up resistor. Anytime a power failure occurs on the $\mathrm{DV}_{\mathrm{CC}}$ line, the $\overline{\mathrm{NT}}$ will be set low when power is reapplied. This feature may be used by the microprocessor to discard data whose integrity is in question.

## Power Supplies

The DAC1054 is designed to operate from a +5 V (nominal) supply. There are two supply lines, $\mathrm{AV}_{\mathrm{CC}}$ and $\mathrm{DV}_{\mathrm{CC}}$. These pins allow separate external bypass capacitors for the analog and digital portions of the circuit. To guarantee accurate conversions, the two supply lines should each be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $10 \mu \mathrm{~F}$ tantalum capacitor.

## Typical Applications



FIGURE 7. Trimming the Offset of a 5V Op Amp Whose Output is Biased at 2.5V


FIGURE 8. Trimming the Offset of a Dual Supply Op Amp ( $\mathrm{V}_{\mathrm{IN}}$ is Ground Referenced)


FIGURE 9. Bringing the Output Range Down to Ground


Lit. \# 02236


Order Number DAC1054CIN

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

