D/A Converter Series for Electronic Adjustment Standard 8bit 8ch Type D/A Converter BH2226FV

## Description

The BH2226FV is an 8bit R-2R-type D/A converter with 8 channels. The D/A converter output and serial / parallel conversion function can be switched with one command, and a built-in RESET function ensures that the output voltage at all channels is Low during power up. A broad power supply voltage range ( $2.7 \mathrm{~V}-5.5 \mathrm{~V}$ ) is available, providing design flexibility.

Features

1) Integrated expansion port function
2) Built-in RESET function
3) High speed output response characteristics
4) 3-line-type serial interface
5) Broad power supply voltage range: $2.7 \mathrm{~V}-5.5 \mathrm{~V}$

Applications
DVCs, DSCs, DVDs, CD-Rs, CD-RWs
Lineup

| Parameter | BH2226FV |
| :--- | :---: |
| Power source voltage range | $2.7 \sim 5.5 \mathrm{~V}$ |
| Number of channels | 8 ch |
| Current consumption | 1.3 mA |
| Differential non linearity error | $\pm 1.0 \mathrm{LSB}$ |
| Integral non linearity error | $\pm 1.5 \mathrm{LSB}$ |
| Output current performance | $\pm 1.0 \mathrm{~mA}$ |
| Settling time | $100 \mu \mathrm{~s}$ |
| Data transfer frequency | 10 MHz |
| Input format | CMOS |
| Data latch method | CSB method |
| Package | SSOP-B16 |

- Absolute Maximum Ratings
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Limits | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: |
| Power source voltage | VCC | $-0.3 \sim 7.0$ | V | - |
| Terminal voltage | VIN | $-0.3 \sim$ VCC | V | - |
| Storage temperature range | TSTG | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ | - |
| Power dissipation | PD | 450 | mW | - |

Derated at $4.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ at $\mathrm{Ta}>25^{\circ} \mathrm{C}$
Please note that this product is not robust against radiation.
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Limits |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

- Electrical Characteristics
(Unless otherwise specified, VCC $=3.0 \mathrm{~V}, \mathrm{RL}=\mathrm{OPEN}, \mathrm{CL}=0 \mathrm{pF}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| <Current consumption> |  |  |  |  |  |  |
| VCC system | ICC | - | 1.1 | 2.5 | mA | CLK=1MHz, 80 H setting |
|  | ICCPD | - | 5 | 20 | $\mu \mathrm{A}$ | At power down setting |
| <Logic interface> |  |  |  |  |  |  |
| L input voltage | VIL | GND | - | 0.6 | V | $\mathrm{VCC}=5 \mathrm{~V}$ |
| H input voltage | VIH | 2.4 | - | VCC | V | $\mathrm{VCC}=5 \mathrm{~V}$ |
| Input current | IIN | -10 | - | 10 | $\mu \mathrm{A}$ |  |
| L output voltage | VOL | - | - | 0.4 | V | $\mathrm{IOH}=2.5 \mathrm{~mA}$ |
| H output voltage | VOH | VCC-0.4 | - | - | V | $1 \mathrm{OL}=0.4 \mathrm{~mA}$ |
| <Buffer amplifier> |  |  |  |  |  |  |
| Output zero scale voltage | ZS1 | GND | - | 0.1 | V | OOH setting, at no load |
|  | ZS3 | GND | - | 0.3 | V | 00 H setting, $\mathrm{IOH}=1.0 \mathrm{~mA}$ |
| Output full scale voltage | FS1 | VCC-0.1 | - | VCC | V | FFH setting, at no load |
|  | FS3 | VCC-0.3 | - | VCC | V | FFH setting, $\mathrm{IOL}=1.0 \mathrm{~mA}$ |
| <D/A converter precision> |  |  |  |  |  |  |
| Differential non linearity error | DNL | -1.0 | - | 1.0 | LSB | Input code 02H~FDH |
| Integral non linearity error | INL | -1.5 | - | 1.5 | LSB | Input code 02H~FDH |
| VCC power source voltage rise time | trVCC | 100 | - | - | $\mu \mathrm{s}$ | $\mathrm{VCC}=0 \rightarrow 2.7 \mathrm{~V}$ |
| Power on reset release voltage | VPOR | - | 1.9 | - | V |  |

- Timing Chart
(Unless otherwise specified, VCC=3.0V, RL=OPEN, CL=OpF, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| CLK L level time | tCLKL | 50 | - | - | ns |  |
| CLK H level time | tCLKH | 50 | - | - | ns |  |
| DI setup time | tsDI | 20 | - | - | ns |  |
| DI hold time | thDI | 40 | - | - | ns |  |
| Parallel input setup time | tsPI | 20 | - | - | ns |  |
| Parallel input hold time | thPI | 40 | - | - | ns |  |
| CSB setup time | tsCSB | 50 | - | - | ns |  |
| CSB hold time | thCSB | 50 | - | - | ns |  |
| CSB H level time | tCSBH | 50 | - | - | ns |  |
| D/A output settling time | tOUT | - | - | 100 | $\mu \mathrm{s}$ | CL=50pF,RL=10k $\Omega$ |
| Parallel output delay time | tpOUT | - | - | 600 | ns | CL=50pF,RL=10k $\Omega$ |
| Serial output delay time | tsOUT | - | - | 350 | ns | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |



Fig. 1

- Terminal Description / Block Diagrams


## (BH2226FV)

| No. | Terminal name | Function |
| :---: | :---: | :---: |
| 1 | DA1 | Analog output terminal / I/O input output terminal |
| 2 | DA2 |  |
| 3 | DA3 |  |
| 4 | DA4 |  |
| 5 | DA5 |  |
| 6 | DA6 |  |
| 7 | DA7 |  |
| 8 | DA8 |  |
| 9 | VCC | Power source terminal |
| 10 | RESET | Reset terminal |
| 11 | TEST | Test terminal (normal connected to GND) |
| 12 | CSB | Chip select signal input terminal |
| 13 | CLK | Serial clock input terminal |
| 14 | DI | Serial data input terminal |
| 15 | SO | Serial data output terminal |
| 16 | GND | Ground terminal |



Fig. 2

- Operation Description
- Command Transmission

The Control command consists of 3 lines of 12bit serial input data (MSB first).
DI data is read at the rising edge of the CLK, and becomes valid in the CSB Low area (before the CSB rise for 12bit data).


Data Settings

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | At D/A setting : GND |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | At D/A setting : (VCC-GND)/256×1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | At D/A setting : (VCC-GND)/256 20 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | At D/A setting : (VCC-GND)/256 $\times 3$ |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | At D/A setting : (VCC-GND)/256 $\times 4$ |
| $\sim$ |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | At D/A setting : (VCC-GND)/256 $\times 254$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | At D/A setting : (VCC-GND)/256 $\times 255$ |

(Note) Default D[7:0]=00h

Channel Settings

| D8 | D9 | D10 | D11 | Setting |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Power down setting (default) |
| 0 | 0 | 0 | 1 | DA1 |
| 0 | 0 | 1 | 0 | DA2 |
| 0 | 0 | 1 | 1 | DA3 |
| 0 | 1 | 0 | 0 | DA4 |
| 0 | 1 | 0 | 1 | DA5 |
| 0 | 1 | 1 | 0 | DA6 |
| 0 | 1 | 1 | 1 | DA7 |
| 1 | 0 | 0 | 0 | DA8 |
| 1 | 0 | 0 | 1 | Power down release |
| 1 | 0 | 1 | 0 | Inconsequential |
| 1 | 0 | 1 | 1 | Inconsequential |
| 1 | 1 | 0 | 0 | I/O D/A select |
| 1 | 1 | 0 | 1 | I/O serial $\Rightarrow$ Parallel |
| 1 | 1 | 1 | 0 | I/O parallel $\Rightarrow$ Serial |
| 1 | 1 | 1 | 1 | I/O status setting |

Input / Output D/A Selection settings : Each channel can be set for either I/O port or D/A converter output.
0: I/O mode (When I/O mode is selected, set the status as well.)
1: D/A mode (Set the I/O status to output mode.)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| DA1 | DA2 | DA3 | DA4 | DA5 | DA6 | DA7 | DA8 | Corresponding terminals for I/O or <br> D/A selection |

I/O Status Setting : Set the status of the I/O input output terminal by DO ~ D7.
0 : input mode (High-Z status)
1: output mode

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| DA1 | DA2 | DA3 | DA4 | DA5 | DA6 | DA7 | DA8 | Corresponding terminals for status <br> setting |

- Command Transmission Procedures

Carry out the following after power on and just after external reset:
(1) Power Down Release (2) I/O D/A Select (3) I/O Status Set


Fig. 4
Note: When power is started, the power on reset is activated and the internal register initialized. However, as shown in the figure above, in area (a), if CSB cannot be made High and noise is introduced in the control line an error may occur when setting during the rising CSB signal.
In such a case, set the external RESETB terminal to Low and reset when CSB $=$ High.

## - Parallel - Serial Conversion

Parallel data $\{\mathrm{DA}[8: 1]\}$ is taken in at the first CSB falling edge after setting the parallel serial command.
The data is then outputted in synch with the falling edge of the CLK in the next CSB = Low area, and output from 4CLK. However, please note that the SCLK falling edge that occurs from CSB fall to the first SCLK rising edge is not counted.


- Serial - Parallel Conversion

DI serial data is taken in at the rising edge of the CLK.
The data is then output from the DA[8:1] terminal just after the CSB rising edge.
During that time the SO terminal output becomes undetermined (just previous address setting + data output).


- D/A Converter Output Setting (Fig. 7)

DI serial data is taken in at the rising edge of the clock.
The D/A converter output is output from the DA[8:1] terminal just after the rising edge of the CSB.
During that time, the SO terminal output becomes undetermined (just previous address setting + data output).


Fig. 7


Fig. 8 Action current consumption

Fig. 11 Differential non linearity error


Fig. 14 Power source voltage vs. integral non linearity error


Fig. 17 Reset release voltage


Fig. 9 Consumption current at power down


Fig. 12 Integral non linearity error


Fig. 15 Output zero scale voltage


Fig. 18 Settling time


Fig. 10 Output voltage characteristic


Fig. 13 Power source voltage vs. differential non linearity error


Fig. 16 Output full scale voltage


Fig. 19 Input voltage
(1) Numbers and data in entries are representative design values and are not guaranteed values of the items.
(2) Although we are confident in recommending the sample application circuits, carefully check their characteristics further when using them. When modifying externally attached component constants before use, determine them so that they have sufficient margins by taking into account variations in externally attached components and the Rohm LSI, not only for static characteristics but also including transient characteristics.
(3) Absolute Maximum Ratings

Operating or testing the device over the maximum specifications may damage the part itself as well as peripheral components. Therefore, please ensure that the specifications are not exceeded.
(4) GND potential

Ensure that the GND terminal is at the lowest potential under all operating conditions.
(5) Thermal design

Use a thermal design that allows for a sufficient margin regarding power dissipation (Pd) under actual operating conditions.
(6) Terminal shorts and mis-mounting

Incorrect orientation or misalignment of the IC when mounting to the PCB may damage part. Short-circuits caused by the introduction of foreign matter between the output terminals or across the output and power supply or GND may also result in destruction.
(7) Operation in a strong magnetic field

Operation in a strong electromagnetic field may cause malfunction.
(8) Reset Function

The power on reset circuit, which initializes internal settings, may malfunction during abrupt power ons. Therefore, set the time constant so as to satisfy the power source rise time.
(9) After power on and after the external reset is in power down status, DA1 ~ DA8 will be in input mode (all terminals at High-Z).
(10) In the case of condition changes in the DA1 ~ DA8 terminals (i.e. changes from D/A mode to serial-parallel mode, from serial-parallel mode to parallel-serial mode, excluding D/A data and I/O data updates), change both analog and digital settings of High-Z.
(11) Connect the RESETB terminal to VCC and set it to High, making sure that it becomes Low only at reset.
(12) Initialization of the serial interface shift register is carried out only by power on reset, or external reset, and is not reset by CSB $=$ High. Therefore, when a specified clock number (12CLK) is not attained during command setting, interrupting processing, transfer regular data once again.
(13) The power down function restricts the consumption current in the internal analog circuit. Set it by command. At power down, for channels set to D/A mode, "I/O D/A selection" is changed from "D/A mode" to "I/O mode". Therefore, when the "I/O status setting" of the channel is in input mode, the terminal is in High-Z status and the input becomes unstable and unnecessary current flows. Set the I/O status setting of channel to be in output mode, or set the terminal using resistance.
(14) When shifting from PIO use status to D/A use status, a wait time in order to ensure D/A output stability is necessary. Therefore wait for a maximum of 1 ms after the "I/O D/A select" command is input.
If wait time is problematic, set the D/A setting code to 80hex and change it to the specified code setting.


SSOP-B16
Dimensions

(Unit:mm)

| Tape and Reel Information |  |
| :---: | :---: |
| Tape | Embossed carrier tape |
| Quantity | 2,500pcs |
| Direction of feed | E2 <br> (Pin 1 is at the upper left when holding the reel with the left hand while pulling the tape out towards the right) |
|  |  |

## Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.
It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact your nearest sales office.

