## Dual Digitally Controlled Potentiometers (XDCPs ${ }^{\text {TM }}$ )

## FEATURES

- Dual solid-state potentiometers
- Individual Up/Down interfaces
- 32 wiper tap points per potentiometer -Wiper position stored in nonvolatile memory and recalled on power-up
- 31 resistive elements per potentiometer
-Temperature compensated
-Maximum resistance tolerance of $\pm 25 \%$
-Terminal voltage, 0 to $\mathrm{V}_{\mathrm{CC}}$
- Low power CMOS
$-\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}-5.5 \mathrm{~V}$.
-Active current, $200 \mu \mathrm{~A}$ typical per potentiometer
-Standby current, $4 \mu \mathrm{~A}$ max per potentiometer
- High reliability
-Endurance 200,000 data changes per bit
-Register data retention, 100 years
- Rtotal value $=12.5 \mathrm{k} \Omega, 50 \mathrm{k} \Omega_{\text {te }}$
- Packages
- 14 Ld TSSOP
- Pb-free plus anneal available (RoHS compliant)


## DESCRIPTION

The Intersil X93256 is a dual digitally controlled potentiometer (XDCP). The device consists of two resistor arrays, wiper switches, a control section, and nonvolatile memory. The wiper positions are controlled by individual Up/Down interfaces.

A potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The position of each wiper element is controlled by a set of independent $\overline{\mathrm{CS}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{INC}}$ inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

Each potentiometer is connected as a three-terminal variable resistor and can be used in a wide variety of applications including:

- Bias and Gain Control
- LCD Contrast Adjustment


## BLOCK DIAGRAM



## PIN CONFIGURATION


*NC can be left unconnected, or connected to any voltage between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{CC}}$.

## Ordering Information

| PART NUMBER | PART MARKING | $\mathrm{R}_{\text {TOTAL }}(\mathbf{k} \Omega$ ) | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X93256UV14I-2.7* | X93256UVG | 50 | -40 to 85 | 14 Ld TSSOP (4.4mm) | MDP0044 |
| X93256UV14IZ-2.7* <br> (Note) | X93256UZG | 50 | -40 to 85 | 14 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X93256WV14I-2.7* | X93256WVG | 12.5 | -40 to 85 | 14 Ld TSSOP (4.4mm) | MDP0044 |
| $\begin{aligned} & \text { X93256WV14IZ-2.7* } \\ & \text { (Note) } \end{aligned}$ | X93256WZG | 12.5 | -40 to 85 | 14 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |

*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## PIN DESCRIPTIONS

| TSSOP | Symbol | Brief Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{R}_{\mathrm{W} 1}$ | $R_{W 1}$. The $R_{W 1}$ pin of the X93256 is the wiper terminal of the first potentiometer which is equivalent to the movable terminal of a mechanical potentiometer. |
| 2 | $\mathrm{R}_{\mathrm{L} 1}$ | $\mathbf{R}_{\mathrm{L} 1}$. The $\mathrm{R}_{\mathrm{H} 1}$ and $\mathrm{R}_{\mathrm{L} 1}$ pins of the X 93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{CC}}$. The terminology of $\mathrm{R}_{\mathrm{H} 1}$ and $\mathrm{R}_{\mathrm{L} 1}$ references the relative position of the terminal in relation to wiper movement direction selected by the U/D input. |
| 3 | $\overline{\mathrm{CS}}_{1}$ | Chip Select $1\left(\overline{\mathbf{C S}}_{1}\right)$. The first potentiometer is selected when the $\overline{\mathrm{CS}}_{1}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\mathrm{CS}}_{1}$ is returned HIGH while the $\overline{\mathrm{INC}}_{1}$ input is also HIGH. After the store operation is complete, the first potentiometer of the X93256 will be placed in the low power standby mode until the first potentiometer is selected once again. |
| 4 | $\overline{\mathrm{INC}}_{2}$ | Increment $2\left(\overline{\mathrm{INC}}_{2}\right)$. The $\overline{\mathrm{NC}}_{2}$ input is negative-edge triggered. Toggling $\overline{\mathrm{NC}}_{2}$ will move the wiper of the second potentiometer and either increment or decrement the counter in the direction indicated by the logic level on the $\mathrm{U} / \overline{\mathrm{D}}_{2}$ input. |
| 5 | $\mathrm{U} / \overline{\mathrm{D}}_{2}$ | Up/Down $2\left(\mathrm{U} / \overline{\mathrm{D}}_{2}\right)$. The $\mathrm{U} / \bar{D}_{2}$ input controls the direction of the second potentiometer wiper movement and whether the counter for the second potentiometer is incremented or decremented. |
| 6 | $\mathrm{R}_{\mathrm{H} 2}$ | $\mathbf{R}_{\mathrm{H} 2}$. The $\mathrm{R}_{\mathrm{H} 2}$ and $\mathrm{R}_{\mathrm{L} 2}$ pins of the X 93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{CC}}$. The terminology of $R_{H 2}$ and $R_{\mathrm{L} 2}$ references the relative position of the wiper terminal for the second potentiometer in relation to the wiper movement direction selected by the $U / \bar{D}_{2}$ input. |
| 7 | $\mathrm{V}_{\text {SS }}$ | Ground. |
| 8 | RW2 | $\mathrm{R}_{\mathrm{W} 2}$. The $\mathrm{R}_{\mathrm{W} 2}$ pin of the X 93256 is the wiper terminal of the second potentiometer which is equivalent to the movable terminal of a mechanical potentiometer. |
| 9 | $\mathrm{R}_{\mathrm{L} 2}$ | $\mathbf{R}_{\mathrm{L} 2}$. The $\mathrm{R}_{\mathrm{H} 2}$ and $\mathrm{R}_{\mathrm{L} 2}$ pins of the X 93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{CC}}$. The terminology of $R_{H 2}$ and $R_{\mathrm{L} 2}$ references the relative position of the wiper terminal for the second potentiometer in relation to the wiper movement direction selected by the $U / \bar{D}_{2}$ input. |
| 10 | $\overline{\mathrm{CS}}_{2}$ | Chip Select $2\left(\overline{\mathbf{C S}}_{2}\right)$. The second potentiometer is selected when the $\overline{\mathrm{CS}}_{2}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\mathrm{CS}}_{2}$ is returned HIGH while the $\overline{\mathrm{NC}}_{2}$ input is also HIGH. After the store operation is complete, the second potentiometer of the X93256 will be placed in the low power standby mode until the second potentiometer is selected once again. |
| 11 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage. |
| 12 | $\overline{\mathrm{INC}}_{1}$ | Increment $\mathbf{1}\left(\overline{\mathbf{I N C}}_{1}\right)$. The $\overline{\mathrm{INC}}_{1}$ input is negative-edge triggered. Toggling $\overline{\mathrm{NC}}_{1}$ will move the wiper of the first potentiometer and either increment or decrement the counter in the direction indicated by the logic level on the $U / \bar{D}_{1}$ input. |
| 13 | $\mathrm{U} / \overline{\mathrm{D}}_{1}$ | Up/Down $1\left(\mathrm{U} / \overline{\mathrm{D}}_{1}\right)$. The $\mathrm{U} / \overline{\mathrm{D}}_{1}$ input controls the direction of the first potentiometer wiper movement and whether the counter for the first potentiometer is incremented or decremented. |
| 14 | $\mathrm{R}_{\mathrm{H} 1}$ | $\mathbf{R}_{\mathbf{H} 1}$. The $\mathrm{R}_{\mathrm{H} 1}$ and $\mathrm{R}_{\mathrm{L} 1}$ pins of the X 93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{CC}}$. The terminology of $\mathrm{R}_{\mathrm{H} 1}$ and $\mathrm{R}_{\mathrm{L} 1}$ references the relative position of the wiper terminal for the first potentiometer in relation to the wiper movement direction selected by the $U / \bar{D}_{1}$ input. |

## ABSOLUTE MAXIMUM RATINGS

Temperature under bias $\qquad$ $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on $\overline{C S}, \overline{I N C}, ~ U / \bar{D}, R_{H}, R_{L}$ and $V_{C C}$ with respect to $\mathrm{V}_{\mathrm{SS}}$ $\qquad$ -1 V to +6.5 V
Lead temperature (soldering 10 seconds)......... $300^{\circ} \mathrm{C}$
Maximum reflow temperature ( 40 seconds) ...... $240^{\circ} \mathrm{C}$
Maximum resistor current....................................2mA

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Supply Voltage (V $\mathbf{C C})$ | Limits |
| :---: | :---: |
| X 93256 | $2.7 \mathrm{~V} \pm 5.5 \%^{(7)}$ |

POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

| Symbol | Parameter | Limits |  |  |  | Test Conditions/Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Unit |  |
| $\mathrm{R}_{\text {TOT }}$ | End to end resistance | 9.375 | 12.5 | 15.625 | k $\Omega$ | W option (5) |
|  |  | 37.5 | 50 | 62.5 | $\mathrm{k} \Omega$ | U option (5) |
| $\mathrm{V}_{\mathrm{R}}$ | $\mathrm{R}_{\mathrm{H}}, \mathrm{R}_{\mathrm{L}}$ terminal voltages | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V | (5) |
|  | Power rating |  |  | 1 | $\mathrm{mW}^{(7)}$ | $\mathrm{R}_{\text {TOTAL }}=50 \mathrm{k} \Omega{ }^{(5)(6)}$ |
|  | Noise |  | -120 |  | $\mathrm{dBV}^{(7)}$ | Ref: $1 \mathrm{kHz}{ }^{(5)(6)}$ |
| RW | Wiper Resistance |  |  | 1100 | $\Omega$ | (5) (6) |
| IW | Wiper Current |  |  | 0.6 | mA | (5) (6) |
|  | Resolution |  | 3 |  | \% | (5) |
|  | Absolute linearity ${ }^{(1)}$ |  |  | $\pm 1$ | M ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{H}(\mathrm{n}) \text { (actual) }}-\mathrm{V}_{\mathrm{H}(\mathrm{n})(\text { expected) }}{ }^{(5)}$ |
|  | Relative linearity ${ }^{(2)}$ |  |  | $\pm 0.5$ | MI ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{H}(\mathrm{n}+1)}-\left[\mathrm{V}_{\mathrm{H}(\mathrm{n})+\mathrm{Ml}]^{(5)}}\right.$ |
|  | $\mathrm{R}_{\text {TOTAL }}$ temperature coefficient |  | $\pm 35$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | (5) (6) |
| $\mathrm{CH}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer capacitances |  | 10/10/25 |  | $\mathrm{pF}^{(6)}$ | See circuit \#2 ${ }^{(5)}$ |

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage $=\left(\mathrm{V}_{\mathrm{H}(\mathrm{n})}(\right.$ actual $)-\mathrm{V}_{\mathrm{H}(\mathrm{n})}($ expected $\left.)\right)=$ $\pm 1 \mathrm{MI}$ Maximum. $\mathrm{n}=1$.. 29 only.
(2) Relative linearity is a measure of the error in step size between taps $=\mathrm{V}_{\mathrm{H}(\mathrm{n}+1)}-\left[\mathrm{V}_{\mathrm{H}(\mathrm{n})}+\mathrm{MI}\right]= \pm 0.5 \mathrm{MI}, \mathrm{n}=1 . .29$ only.
(3) $1 \mathrm{MI}=$ Minimum Increment $=\mathrm{R}_{\text {TOT }} / 31$.
(4) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(5) This parameter only applies to a single potentiometer.
(6) Typical parameter is guaranteed by characterization.
(7) When performing multiple write operations, $\mathrm{V}_{\mathrm{CC}}$ must not decrease by more than 150 mV from it's initial value.
D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.(4) | Max. |  |  |
| ${ }^{\text {c }}$-1 | $\mathrm{V}_{\mathrm{CC}}$ active current (Increment) |  | 50 | 250 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { and } \overline{\mathrm{INC}} \\ & =0.4 \mathrm{~V} @ \max . \mathrm{t}_{\mathrm{CY}} \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V} \end{aligned}$ |
|  |  |  | 200 | 300 |  | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { and } \overline{\mathrm{INC}} \\ & =0.4 \mathrm{~V} @ \max . \mathrm{t}_{\mathrm{CYC}} \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC}}$ active current (Store) <br> (EEPROM Store) |  |  | 600 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { and } \overline{\mathrm{INC}} \\ & =\mathrm{V}_{\mathrm{IH}} @ \max . \mathrm{t}_{\mathrm{WR}} \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 1400 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { and } \overline{\mathrm{INC}} \\ & =\mathrm{V}_{\mathrm{IH}} @ \max . \mathrm{t}_{\mathrm{WR}} \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {SB }}$ | Standby supply current |  |  | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{U} / \overline{\mathrm{D}} \text { and } \overline{\mathrm{INC}}= \\ & \mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 4 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{U} / \overline{\mathrm{D}} \text { and } \overline{\mathrm{INC}}= \\ & \mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |
| ILI | CS input leakage current |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}{ }^{(5)}$ |
| ILI | CS input leakage current | 60 | 100 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \overline{\mathrm{CS}}=0^{(5)}$ |
| ILI | CS input leakage current | 120 | 200 | 250 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \overline{\mathrm{CS}}=0^{(5)}$ |
| l LI | $\overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ input leakage current |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}{ }^{(5)}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | $\overline{\mathrm{CS}}$, INC, U/ $\overline{\mathrm{D}}$ input HIGH voltage | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | (5) |
| $\mathrm{V}_{\text {IL }}$ | $\overline{\mathrm{CS}}$, INC, U/D input LOW voltage | -0.5 |  | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ | V | (5) |
| $\mathrm{C}_{\text {IN }}{ }^{(5)(7)}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ input capacitance |  |  | 10 | pF | $\begin{aligned} & V_{C C}=3 V_{i} V_{I N}=V_{S S}, T_{A}=25^{\circ} \mathrm{C}, \\ & f=1 \mathrm{MHz}(6) \end{aligned}$ |

## ENDURANCE AND DATA RETENTION

| Parameter | Min. | Unit |
| :---: | :---: | :---: |
| Minimum endurance | 200,000 | Data changes per bit |
| Data retention | 100 | Years |

## Test Circuit \#1

Test Point


Circuit \#2 SPICE Macro Model


## A.C. CONDITIONS OF TEST

| Input pulse levels | 0 V to 3 V |
| :--- | :--- |
| Input rise and fall times | 10 ns |
| Input reference levels | 1.5 V |

A.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{(6)}$ | Max. |  |
| ${ }^{\text {t }}$ CI | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{INC}}$ setup | 100 |  |  | ns |
| $t_{\text {ID }}$ | $\overline{\mathrm{INC}} \mathrm{HIGH}$ to U/D change | 100 |  |  | ns |
| ${ }^{\text {D }}$ I | $\mathrm{U} / \overline{\mathrm{D}}$ to $\overline{\mathrm{NC}}$ setup | 100 |  |  | ns |
| $\mathrm{t}_{\text {IL }}$ | $\overline{\text { INC LOW period }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H}}$ | $\overline{\text { INC }}$ HIGH period | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{1} \mathrm{C}$ | $\overline{\mathrm{INC}}$ Inactive to $\overline{\mathrm{CS}}$ inactive | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ CPH | $\overline{\mathrm{CS}}$ Deselect time (NO STORE) | 250 |  |  | ns |
| ${ }^{\text {t }}$ CPH | $\overline{\mathrm{CS}}$ Deselect time (STORE) | 10 |  |  | ms |
| ${ }^{\text {t CYC }}$ | $\overline{\text { INC cycle time }}$ | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R},} \mathrm{t}{ }^{(6)}$ | $\overline{\mathrm{INC}}$ input rise and fall time |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}} \mathrm{V}_{\mathrm{CC}}{ }^{(6)}$ | $\mathrm{V}_{\text {CC }}$ power-up rate | 0.2 |  | 10,000 | $\mathrm{V} / \mathrm{ms}$ |
| ${ }^{\text {W }}$ WR | Store cycle |  | 5 | 10 | ms |

## POWER UP AND DOWN REQUIREMENTS

There are no restrictions on the power-up or power-down conditions of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the potentiometer pins provided that $\mathrm{V}_{\mathrm{CC}}$ is always more positive than or equal to $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$, i.e., $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$. The $\mathrm{V}_{\mathrm{CC}}$ ramp rate spec is always in effect.

## A.C. TIMING



## PIN DESCRIPTIONS

(In the text, $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}, \mathrm{R}_{\mathrm{H}}, \mathrm{R}_{\mathrm{W}}$, and $\mathrm{R}_{\mathrm{L}}$ are used to refer to either $\overline{C S}_{1}$ or $\overline{C S}_{2}$, etc. Note: These signals can be applied independently or at the same time.)

## $\mathbf{R}_{\mathrm{H}}$ and $\mathbf{R}_{\mathrm{L}}$

The $R_{H}$ and $R_{L}$ pins of the X93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{CC}}$. The terminology of $R_{H}$ and $R_{L}$ references the relative position of the terminal in relation to wiper movement direction selected by the $U / \bar{D}$ input per potentiometer.

## $\mathrm{R}_{\mathrm{W}}$

The $\mathrm{R}_{\mathrm{W}}$ pin of the X93256 is the wiper terminal of the potentiometer which is equivalent to the movable terminal of a mechanical potentiometer

## Up/Down (U/信)

The $U / \bar{D}$ input controls the direction of a single potentiometer's wiper movement and whether the counter is incremented or decremented.

## Increment (INC)

The $\overline{\mathrm{NC}}$ input is negative-edge triggered. Toggling $\overline{\mathrm{NC}}$ will move the wiper and either increment or decrement the pertatining potentiometer's counter in the direction indicated by the logic level on the pertaining potentiometer's U/D input.

## Chip Select ( $\overline{\mathbf{C S}}$ )

A potentiometer is selected when the pertaining $\overline{\mathrm{CS}}$ input is LOW. Its current counter value is stored in nonvolatile memory when the pertaining $\overline{\mathrm{CS}}$ is returned HIGH while the pertaining $\overline{\mathrm{NC}}$ input is also HIGH. After the store operation is complete the affected potentiometer will be placed in the low power standby mode until the potentiometer is selected once again.

## PRINCIPLES OF OPERATION

There are multiple sections for each potentiometer in the X93256: an input control, a counter and decode section; the nonvolatile memory; and a resistor array. Each input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. Each resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper.
Each wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

If the wiper is moved several positions, multiple taps are connected to the wiper for tiw (INC to $\mathrm{V}_{\mathrm{W}}$ change). The 2 -terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory for each potentiometer. When power is restored, the contents of the memory are recalled and each wiper is set to the value last stored.

## INSTRUCTIONS AND PROGRAMMING

The $\overline{\mathrm{NC}}, \mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$ inputs control the movement of the pertaining wiper along the resistor array. With $\overline{C S}$ set LOW the pertaining potentiometer is selected and enabled to respond to the U/D and $\overline{\mathrm{INC}}$ inputs. HIGH to LOW transitions on INC will increment or decrement (depending on the state of the $U / \overline{\mathrm{D}}$ input) a five bit counter. The output of this counter is decoded to select one of thirty two wiper positions along the resistive array.
The value of the counter is stored in nonvolatile memory whenever each $\overline{\mathrm{CS}}$ transitions HIGH while the pertaining $\overline{\mathrm{INC}}$ input is also HIGH. In order to avoid an accidental store during power-up, each $\overline{\mathrm{CS}}$ must go HIGH with $\mathrm{V}_{\mathrm{CC}}$ during initial power-up. When left open, each $\overline{\mathrm{CS}}$ pin is internally pulled up to $\mathrm{V}_{\mathrm{CC}}$ by an internal 30 K resistor.
The system may select the X93256, move any wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep INC LOW while taking $\overline{\mathrm{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data. In order to recall the stored position of the wiper on power-up, the $\overline{\mathrm{CS}}$ pin must be held HIGH.
This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, or other system trim requirements.

The state of $U / \overline{\mathrm{D}}$ may be changed while $\overline{\mathrm{CS}}$ remains LOW. This allows the host system to enable the device and then move each wiper up and down until the proper trim is attained.

## MODE SELECTION

| $\mathbf{C S}$ | $\mathbf{I N C}$ | U/D | Mode |
| :---: | :---: | :---: | :--- |
| L | - | H | Wiper Up |
| L | - | L | Wiper Down |
| - | H | X | Store Wiper Position |
| H | X | X | Standby Current |
| - | L | X | No Store, Return to Standby |
| - | L | H | Wiper Up (not recommended) |
| - | L | L | Wiper Down (not recommended) |

## SYMBOL TABLE

$\left.\begin{array}{lll|}\hline \text { WAVEFORM } & \text { INPUTS } & \text { OUTPUTS } \\ \text { Must be } & \begin{array}{l}\text { Will be } \\ \text { steady } \\ \text { steady }\end{array} \\ & \begin{array}{l}\text { May change } \\ \text { from Low to } \\ \text { High } \\ \text { May change } \\ \text { from High to } \\ \text { Low }\end{array} & \begin{array}{l}\text { Will change } \\ \text { from Low to } \\ \text { High }\end{array} \\ \text { Will change } \\ \text { from High to } \\ \text { Low }\end{array}\right\}$

## Packaging Information



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

