



# CAT5116

## Log-Taper, 100-Tap Digitally Programmable Potentiometer (DPP™)

### FEATURES

- 100-position, log-taper potentiometer
- Non-volatile EEPROM wiper storage
- 10nA ultra-low standby current
- Single-supply operation: 2.5V - 5.5V
- Increment Up/Down serial interface
- Resistance value: 32kΩ
- Available in 8-pin MSOP, TSSOP, SOIC and DIP packages

### APPLICATIONS

- Automated product calibration
- Remote control adjustments
- Offset, gain and zero control
- Audio volume control
- Sensor adjustment
- Motor controls and feedback systems
- Programmable analog functions

### DESCRIPTION

The CAT5116 is a log-taper single digitally programmable potentiometer (DPP™) designed as a electronic replacement for mechanical potentiometers and trim pots.

Ideal for automated adjustments on high volume production lines, DPP ICs are well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The CAT5116 contains a 100-tap series resistor array connected between two terminals  $R_H$  and  $R_L$ . An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper,  $R_W$ .


The wiper setting, stored in nonvolatile memory, is not lost when the device is powered down and is

automatically reinstated when power is returned. The wiper can be adjusted to test new system values without effecting the stored setting.


Wiper-control of the CAT5116 is accomplished with three input control pins,  $\overline{CS}$ ,  $U/\overline{D}$ , and  $\overline{INC}$ . The  $\overline{INC}$  input increments the wiper in the direction which is determined by the logic state of the  $U/\overline{D}$  input. The  $\overline{CS}$  input is used to select the device and also store the wiper position prior to power down.

The digitally programmable potentiometer can be used as a three-terminal resistive divider or as a two-terminal variable resistor.


### FUNCTIONAL DIAGRAM



GENERAL




BLOCK DIAGRAM



POTENTIOMETER SCHEMATIC

### PIN CONFIGURATION



### PIN FUNCTIONS

| Pin Name         | Function                     |
|------------------|------------------------------|
| $\overline{INC}$ | Increment Control            |
| $U/\overline{D}$ | Up/Down Control              |
| R <sub>H</sub>   | Potentiometer High Terminal  |
| GND              | Ground                       |
| R <sub>W</sub>   | Potentiometer Wiper Terminal |
| R <sub>L</sub>   | Potentiometer Low Terminal   |
| $\overline{CS}$  | Chip Select                  |
| V <sub>CC</sub>  | Supply Voltage               |

### PIN DESCRIPTIONS

**$\overline{INC}$ :** Increment Control Input

The  $\overline{INC}$  input moves the wiper in the up or down direction determined by the condition of the  $U/\overline{D}$  input.

**$U/\overline{D}$ :** Up/Down Control Input

The  $U/\overline{D}$  input controls the direction of the wiper movement. When in a high state and  $\overline{CS}$  is low, any high-to-low transition on  $\overline{INC}$  will cause the wiper to move one increment toward the R<sub>H</sub> terminal. When in a low state and  $\overline{CS}$  is low, any high-to-low transition on  $\overline{INC}$  will cause the wiper to move one increment towards the R<sub>L</sub> terminal.

**R<sub>H</sub>:** High End Potentiometer Terminal

R<sub>H</sub> is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the R<sub>L</sub> terminal. Voltage applied to the R<sub>H</sub> terminal cannot exceed the supply voltage, V<sub>CC</sub> or go below ground, GND.

**R<sub>W</sub>:** Wiper Potentiometer Terminal

R<sub>W</sub> is the wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs,  $\overline{INC}$ ,  $U/\overline{D}$  and  $\overline{CS}$ . Voltage applied to the R<sub>W</sub> terminal cannot exceed the supply voltage, V<sub>CC</sub> or go below ground, GND.

**R<sub>L</sub>:** Low End Potentiometer Terminal

R<sub>L</sub> is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the R<sub>H</sub> terminal. Voltage applied to the R<sub>L</sub> terminal cannot exceed the supply voltage, V<sub>CC</sub> or go below ground, GND. R<sub>L</sub> and R<sub>H</sub> are electrically interchangeable.

**$\overline{CS}$ :** Chip Select

The chip select input is used to activate the control input of the CAT5116 and is active low. When in a high state, activity on the  $\overline{INC}$  and  $U/\overline{D}$  inputs will not affect or change the position of the wiper.

## ABSOLUTE MAXIMUM RATINGS

### Supply Voltage

$V_{CC}$  to GND ..... -0.5V to +7V

### Inputs

$\overline{CS}$  to GND ..... -0.5V to  $V_{CC}$  to +0.5V

$\overline{INC}$  to GND ..... -0.5V to  $V_{CC}$  to +0.5V

$U/\overline{D}$  to GND ..... -0.5V to  $V_{CC}$  to +0.5V

$R_H$  to GND ..... -0.5V to  $V_{CC}$  to +0.5V

$R_L$  to GND ..... -0.5V to  $V_{CC}$  to +0.5V

$R_W$  to GND ..... -0.5V to  $V_{CC}$  to +0.5V

Operating Ambient Temperature ..... -40°C to +85°C

Junction Temperature (10 secs) ..... +150°C

Storage Temperature ..... +150°C

Lead Soltering (10 sec max) ..... +300°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Absolute Maximum Ratings are limited values applied individually while other parameters are within specified operating conditions, and functional operation at any of these conditions is NOT implied. Device performance and reliability may be impaired by exposure to absolute rating conditions for extended periods of time.

## RELIABILITY CHARACTERISTICS

| Symbol             | Parameter          | Test Method                   | Min       | Typ | Max | Units  |
|--------------------|--------------------|-------------------------------|-----------|-----|-----|--------|
| $V_{ZAP}^{(1)}$    | ESD Susceptibility | MIL-STD-883, Test Method 3015 | 2000      |     |     | Volts  |
| $I_{LTH}^{(1)(2)}$ | Latch-Up           | JEDEC Standard 17             | 100       |     |     | mA     |
| $T_{DR}$           | Data Retention     | MIL-STD-883, Test Method 1008 | 100       |     |     | Years  |
| $N_{END}$          | Endurance          | MIL-STD-883, Test Method 1003 | 1,000,000 |     |     | Stores |

**DC ELECTRICAL CHARACTERISTICS:**  $V_{CC} = 2.5V$  to  $5.5V$  unless otherwise specified.

### Power Supply

| Symbol          | Parameter                  | Conditions   | Min | Typ  | Max       | Units         |
|-----------------|----------------------------|--|-----|------|-----------|---------------|
| $V_{CC}$        | Operating Voltage Range    |  | 2.5 |      | 5.5       | V             |
| $I_{CC1}^{(3)}$ | Supply Current (Increment) | $V_{CC} = 5.5V$ , $f = 1MHz$ , $I_W=0$<br>$V_{CC} = 5.5V$ , $f = 250kHz$ , $I_W=0$ |     |      | 100<br>50 | $\mu A$       |
| $I_{CC2}$       | Supply Current (Write)     | Programming, $V_{CC} = 5.5V$<br>$V_{CC} = 3V$                                      |     |      | 1<br>500  | mA<br>$\mu A$ |
| $ISB_1$         | Supply Current (Standby)   | $CS=V_{CC}-0.3V$<br>$U/\overline{D}$ , $INC=V_{CC}-0.3V$ or GND                    |     | 0.01 | 1         | $\mu A$       |

### Logic Inputs

| Symbol    | Parameter                     | Conditions                   | Min                 | Typ | Max                 | Units   |
|-----------|-------------------------------|------------------------------|---------------------|-----|---------------------|---------|
| $I_{IH}$  | Input Leakage Current         | $V_{IN} = V_{CC}$            |                     |     | 10                  | $\mu A$ |
| $I_{IL}$  | Input Leakage Current         | $V_{IN} = 0V$                |                     |     | -10                 | $\mu A$ |
| $V_{IH1}$ | TTL High Level Input Voltage  | $4.5V \leq V_{CC} \leq 5.5V$ | 2                   |     | $V_{CC}$            | V       |
| $V_{IL1}$ | TTL Low Level Input Voltage   |                              | 0                   |     | 0.8                 | V       |
| $V_{IH2}$ | CMOS High Level Input Voltage | $2.5V \leq V_{CC} \leq 5.5V$ | $V_{CC} \times 0.7$ |     | $V_{CC} + 0.3$      | V       |
| $V_{IL2}$ | CMOS Low Level Input Voltage  |                              | -0.3                |     | $V_{CC} \times 0.2$ | V       |

- NOTES:** (1) This parameter is tested initially and after a design or process change that affects the parameter.  
(2) Latch-up protection is provided for stresses up to 100mA on address and data pins from  $-1V$  to  $V_{CC} + 1V$   
(3)  $I_W$ =source or sink

## POTENTIOMETER PARAMETERS

| Symbol   | Parameter                     | Conditions   | Min | Typ        | Max             | Units  |
|--|-------------------------------|--|-----|------------|-----------------|--------|
| R <sub>POT</sub>                               | Potentiometer Resistance      |  |     | 32         |                 | kΩ     |
| R <sub>TOL</sub>                               | Pot Resistance Tolerance      |  |     |            | ± 20            | %      |
| V <sub>RH</sub>                                | Voltage on R <sub>H</sub> pin |  | 0   |            | V <sub>CC</sub> | V      |
| V <sub>RL</sub>                                | Voltage on R <sub>L</sub> pin |  | 0   |            | V <sub>CC</sub> | V      |
| R <sub>V</sub> *                               | Relative Variation            |  |     |            | 0.05            |        |
| R <sub>Wi</sub>                                | Wiper Resistance              | V <sub>CC</sub> = 5V, I <sub>W</sub> = 1mA<br>V <sub>CC</sub> = 2.5V, I <sub>W</sub> = 1mA |     | 200<br>400 | 400<br>1000     | Ω      |
| I <sub>W</sub>                                 | Wiper Current                 |  |     |            | 1               | mA     |
| TC <sub>R<sub>POT</sub></sub>                  | TC of Pot Resistance          |  |     | 300        |                 | ppm/°C |
| TC <sub>R<sub>RATIO</sub></sub>                | Ratiometric TC                |  |     |            | 20              | ppm/°C |
| V <sub>N</sub>                                 | Noise                         | 100kHz / 1kHz  |     | 8/24       |                 | nV/√Hz |
| C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub> | Potentiometer Capacitances    |  |     | 8/8/25     |                 | pF     |
| f <sub>c</sub>                                 | Frequency Response            | Passive Attenuator, 10kΩ   |     | 1.7        |                 | MHz    |

\* Relative variation is a measure of the error in step size between taps  
 $= \log(V_{W(N)}) - \log(V_{W(N-1)}) = 0.045 \pm 0.003$

## AC TEST CONDITIONS

|                           |  |
|---------------------------|--|
| V <sub>CC</sub> Range     | 2.5V ≤ V <sub>CC</sub> ≤ 5.5V            |
| Input Pulse Levels        | 0.2V <sub>CC</sub> to 0.7V <sub>CC</sub> |
| Input Rise and Fall Times | 10ns                                     |
| Input Reference Levels    | 0.5V <sub>CC</sub>                       |

## AC OPERATING CHARACTERISTICS


V<sub>CC</sub> = +2.5V to +5.5V, V<sub>H</sub> = V<sub>CC</sub>, V<sub>L</sub> = 0V, unless otherwise specified

| Symbol   | Parameter   | Min | Typ <sup>(1)</sup> | Max | Units |
|--|---|-----|--------------------|-----|-------|
| t <sub>CI</sub>                                | $\overline{CS}$ to INC Setup                          | 100 |                    |     | ns    |
| t <sub>DI</sub>                                | U/ $\overline{D}$ to $\overline{INC}$ Setup           | 50  |                    |     | ns    |
| t <sub>DD</sub>                                | U/ $\overline{D}$ to $\overline{INC}$ Hold            | 100 |                    |     | ns    |
| t <sub>IL</sub>                                | $\overline{INC}$ LOW Period                           | 250 |                    |     | ns    |
| t <sub>IH</sub>                                | $\overline{INC}$ HIGH Period                          | 250 |                    |     | ns    |
| t <sub>IC</sub>                                | $\overline{INC}$ Inactive to $\overline{CS}$ Inactive | 1   |                    |     | μs    |
| t <sub>CPH1</sub>                              | $\overline{CS}$ Deselect Time (NO STORE)              | 100 |                    |     | ns    |
| t <sub>CPH2</sub>                              | $\overline{CS}$ Deselect Time (STORE)                 | 10  |                    |     | ms    |
| t <sub>IW</sub>                                | $\overline{INC}$ to V <sub>OUT</sub> Change           |     | 1                  | 5   | μs    |
| t <sub>CYC</sub>                               | $\overline{INC}$ Cycle Time                           | 1   |                    |     | μs    |
| t <sub>R</sub> , t <sub>F</sub> <sup>(2)</sup> | $\overline{INC}$ Input Rise and Fall Time             |     |                    | 500 | μs    |
| t <sub>PU</sub> <sup>(2)</sup>                 | Power-up to Wiper Stable                              |     |                    | 1   | msec  |
| t <sub>WR</sub>                                | Store Cycle   |     | 5                  | 10  | ms    |


### TYPICAL CHARACTERISTICS

$V_{CC} = 5V$ ,  $T_{AMB} = 25^{\circ}C$ , unless otherwise specified


Wiper-Low/High Resistances vs. Wiper Position




Wiper-Low Resistance vs. Wiper Position (log scale)




Wiper Resistance vs. Wiper Voltage



Standby Supply Current vs. Temperature



### AC Timing



- (1) Typical values are for  $T_A=25^\circ\text{C}$  and nominal supply voltage.
- (2) This parameter is periodically sampled and not 100% tested.
- (3) MI in the AC Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.

### DEVICE OPERATION

The CAT5116 operates like a digitally controlled potentiometer with  $R_H$  and  $R_L$  equivalent to the high and low terminals and  $R_W$  equivalent to the mechanical potentiometer's wiper. There are 100 tap positions including the resistor end points,  $R_H$  and  $R_L$ . There are 99 resistor elements connected in series between the  $R_H$  and  $R_L$  terminals. The wiper terminal is connected to one of the 100 taps and is controlled by three inputs,  $\overline{INC}$ ,  $U/\overline{D}$  and  $\overline{CS}$ . These inputs control a seven-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the  $\overline{INC}$  and  $\overline{CS}$  inputs.


With  $\overline{CS}$  set LOW the CAT5116 is selected and will respond to the  $U/\overline{D}$  and  $\overline{INC}$  inputs. HIGH to LOW transitions on  $\overline{INC}$  will increment or decrement the wiper (depending on the state of the  $U/\overline{D}$  input and seven-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever  $\overline{CS}$  transitions HIGH while the  $\overline{INC}$  input is also HIGH. When the CAT5116 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With  $\overline{INC}$  set low, the CAT5116 may be de-selected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.

### OPERATING MODES


| $\overline{INC}$ | $\overline{CS}$ | $U/\overline{D}$ | Operation                   |
|------------------|-----------------|------------------|-----------------------------|
| High to Low      | Low             | High             | Wiper Toward H              |
| High to Low      | Low             | Low              | Wiper Toward L              |
| High             | Low to High     | X                | Store Wiper Position        |
| Low              | Low to High     | X                | No Store, Return to Standby |
| X                | High            | X                | Standby                     |

X: High or Low



Potentiometer Equivalent Circuit

**ORDERING INFORMATION**



Notes:

(1) The device used in the above example is a CAT5116 SI-TE13 (SOIC, Industrial Temperature, Tape & Reel)

## REVISION HISTORY

| Date      | Rev. | Reason   |
|-----------|------|--|
| 10/9/2003 | G    | Revised Features<br>Revised Potentiometer Schematic<br>Revised DC Electrical Characteristics<br>Updated Potentiometer Parameters |
| 3/10/2004 | H    | Updated Potentiometer Parameters   |
| 3/29/2004 | I    | Changed Green Package marking for SOIC from W to V   |
| 4/12/2004 | J    | Eliminated data sheet designation<br>Updated Reel Ordering Information   |

---

### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP™ AE<sup>2</sup>™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

*CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.*

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.

---



# CATALYST

Catalyst Semiconductor, Inc.  
Corporate Headquarters  
1250 Borregas Avenue  
Sunnyvale, CA 94089  
Phone: 408.542.1000  
Fax: 408.542.1200  
[www.catalyst-semiconductor.com](http://www.catalyst-semiconductor.com)

Publication #: 2118  
Revision: J  
Issue date: 4/12/04