

FEATURES

- 2 channels in a small, 4 mm × 4 mm LFCSP
- LFCSP package has no metal pad
 - More routing room
 - No current leakage to pad
- Gain set with 1 external resistor
 - Gain range: 1 to 1000
- Input voltage goes below ground
- Inputs protected beyond supplies
- Very wide power supply range
 - Single supply: 2.2 V to 36 V
 - Dual supply: ±1.35 V to ±18 V
- Bandwidth (G = 1): 1.5 MHz
- CMRR (G = 1): 80 dB minimum
- Input noise: 22 nV/√Hz
- Typical supply current (per amp): 350 μA
- Specified temperature range: -40°C to +125°C

APPLICATIONS

- Industrial process controls
- Bridge amplifiers
- Medical instrumentation
- Portable data acquisition
- Multichannel systems

GENERAL DESCRIPTION

The **AD8426** is a dual channel, low cost, wide supply range instrumentation amplifier that requires only one external resistor to set any gain from 1 to 1000.

The **AD8426** is designed to work with a variety of signal voltages. A wide input range and rail-to-rail output allow the signal to make full use of the supply rails. Because the input range also includes the ability to go below the negative supply, small signals near ground can be amplified without requiring dual supplies. The **AD8426** operates on supplies ranging from ±1.35 V to ±18 V for dual supplies and 2.2 V to 36 V for single supply.

The robust **AD8426** inputs are designed to connect to real-world sensors. In addition to its wide operating range, the **AD8426** can handle voltages beyond the rails. For example, with a ±5 V supply, the part is guaranteed to withstand ±35 V at the input with no damage. Minimum as well as maximum input

PIN CONFIGURATION




Figure 1.

09490-001

Table 1. Instrumentation Amplifiers by Category¹

General Purpose	Zero Drift	Military Grade	Low Power	High Speed PGA
AD8220	AD8231	AD620	AD627	AD8250
AD8221	AD8290	AD621	AD623	AD8251
AD8222	AD8293	AD524	AD8235	AD8253
AD8224	AD8553	AD526	AD8236	
AD8228	AD8556	AD624	AD8426	
AD8295	AD8557		AD8226	
			AD8227	

¹ See www.analog.com for the latest instrumentation amplifiers.

bias currents are specified to facilitate open-wire detection.

The **AD8426** is designed to make PCB routing easy and efficient. The two amplifiers are arranged in a logical way so that typical application circuits have short routes and few vias. Unlike most chip scale packages, the **AD8426** does not have an exposed metal pad on the back of the part, which frees additional space for routing and vias. The **AD8426** offers two in amps in the equivalent board space of a typical MSOP package.

The **AD8426** is ideal for multichannel, space-constrained industrial applications. Unlike other low cost, low power instrumentation amplifiers, the **AD8426** is designed with a minimum gain of 1 and can easily handle ±10 V signals. With its space-saving LFCSP package and 125°C temperature rating, the **AD8426** thrives in tightly packed, zero airflow designs.

The **AD8226** is the single channel version of the **AD8426**.

Rev. PrD

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Gain Selection	11
Applications.....	1	Reference Terminal	11
Pin Configuration.....	1	Input Voltage Range	12
General Description	1	Layout	12
Specifications.....	3	Input Bias Current Return Path	13
Dual-Supply Operation	3	Input Protection	13
Single-Supply Operation	5	Radio Frequency Interference (RFI).....	14
Absolute Maximum Ratings.....	8	Applications Information	15
Thermal Resistance	8	Differential Drive	15
ESD Caution.....	8	Precision Strain Gage.....	16
Pin Configuration and Function Descriptions.....	9	Driving an ADC.....	16
Typical Performance Characteristics	10	Outline Dimensions	17
Theory of Operation	11		
Architecture.....	11		

SPECIFICATIONS

DUAL-SUPPLY OPERATION

+V_S = +15 V, -V_S = -15 V, V_{REF} = 0 V, T_A = 25°C, G = 1, R_L = 10 kΩ, specifications referred to input, unless otherwise noted.

Table 2.

Parameter	Test Conditions/ Comments	A Grade			B Grade			Unit
		Min	Typ	Max	Min	Typ	Max	
COMMON-MODE REJECTION RATIO (CMRR)	V _{CM} = -10 V to +10 V							
CMRR, DC to 60 Hz								
G = 1		80			86			dB
G = 10		100			105			dB
G = 100		105			110			dB
G = 1000		105			110			dB
CMRR at 5 kHz								
G = 1		80			80			dB
G = 10		90			90			dB
G = 100		90			90			dB
G = 1000		100			100			dB
NOISE	Total noise: $e_N = \sqrt{(e_{NI})^2 + (e_{NO}/G)^2}$ f = 1 kHz							
Voltage Noise								
Input Voltage Noise, e _{NI}			22	24		22	24	nV/√Hz
Output Voltage Noise, e _{NO}			120	125		120	125	nV/√Hz
RTI Noise	f = 0.1 Hz to 10 Hz							
G = 1			2			2		μV p-p
G = 10			0.5			0.5		μV p-p
G = 100 to 1000			0.4			0.4		μV p-p
Current Noise	f = 1 kHz		100			100		fA/√Hz
	f = 0.1 Hz to 10 Hz		3			3		pA p-p
VOLTAGE OFFSET	Total offset voltage: V _{OS} = V _{OSI} + (V _{OSO} /G)							
Input Offset, V _{OSI}	V _S = ±5 V to ±15 V			300			150	μV
Average Temperature Coefficient	T _A = -40°C to +125°C		0.5	3		0.5	1.5	μV/°C
Output Offset, V _{OSO}	V _S = ±5 V to ±15 V			1200			800	μV
Average Temperature Coefficient	T _A = -40°C to +125°C		2	12		1	8	μV/°C
Offset RTI vs. Supply (PSR)	V _S = ±5 V to ±15 V							
G = 1		80			90			dB
G = 10		100			105			dB
G = 100		105			110			dB
G = 1000		105			110			dB
INPUT CURRENT								
Input Bias Current ¹	T _A = +25°C	5	20	27	5	20	27	nA
	T _A = +125°C	5	15	25	5	15	25	nA
	T _A = -40°C	5	30	35	5	30	35	nA
Average Temperature Coefficient	T _A = -40°C to +125°C		70			70		pA/°C
Input Offset Current	T _A = +25°C			2			1	nA
	T _A = +125°C			2			1	nA

Parameter	Test Conditions/ Comments	Min	A Grade Typ	Max	Min	B Grade Typ	Max	Unit
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			3			1	nA pA/ $^{\circ}\text{C}$
REFERENCE INPUT								
R_{IN}			100			100		k Ω
I_{IN}			7			7		μA
Voltage Range		$-V_S$		$+V_S$	$-V_S$		$+V_S$	V
Reference Gain to Output			1			1		V/V
Reference Gain Error			0.01			0.01		%
DYNAMIC RESPONSE								
Small-Signal -3 dB Bandwidth								
$G = 1$			1500			1500		kHz
$G = 10$			160			160		kHz
$G = 100$			20			20		kHz
$G = 1000$			2			2		kHz
Settling Time 0.01%	10 V step							
$G = 1$			25			25		μs
$G = 10$			15			15		μs
$G = 100$			40			40		μs
$G = 1000$			350			350		μs
Slew Rate								
$G = 1$			0.4			0.4		V/ μs
$G = 5$ to 100			0.6			0.6		V/ μs
GAIN	$G = 1 + (49.4 \text{ k}\Omega/R_G)$							
Gain Range		1		1000	1		1000	V/V
Gain Error	$V_{OUT} \pm 10 \text{ V}$							
$G = 1$				0.05			0.02	%
$G = 5$ to 1000				0.3			0.15	%
Gain Nonlinearity	$V_{OUT} = -10 \text{ V to } +10 \text{ V}$							
$G = 1$ to 10	$R_L \geq 2 \text{ k}\Omega$			10			10	ppm
$G = 100$	$R_L \geq 2 \text{ k}\Omega$			75			75	ppm
$G = 1000$	$R_L \geq 2 \text{ k}\Omega$			750			750	ppm
Gain vs. Temperature ²								
$G = 1$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			10			2	ppm/ $^{\circ}\text{C}$
	$T_A = +85^{\circ}\text{C to } +125^{\circ}\text{C}$			10			5	ppm/ $^{\circ}\text{C}$
$G > 1$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			-100			-100	ppm/ $^{\circ}\text{C}$
INPUT	$V_S = \pm 1.35 \text{ V to } +36 \text{ V}$							
Input Impedance								
Differential			0.8 2			0.8 2		G Ω pF
Common Mode			0.4 2			0.4 2		G Ω pF
Input Operating Voltage Range ³	$T_A = +25^{\circ}\text{C}$	$-V_S - 0.1$		$+V_S - 0.8$	$-V_S - 0.1$		$+V_S - 0.8$	V
	$T_A = +125^{\circ}\text{C}$	$-V_S - 0.05$		$+V_S - 0.6$	$-V_S - 0.05$		$+V_S - 0.6$	V
	$T_A = -40^{\circ}\text{C}$	$-V_S - 0.15$		$+V_S - 0.9$	$-V_S - 0.15$		$+V_S - 0.9$	V
Input Overvoltage Range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	$+V_S - 40$		$-V_S + 40$	$+V_S - 40$		$-V_S + 40$	V
OUTPUT								
Output Swing								
$R_L = 2 \text{ k}\Omega$ to Ground	$T_A = +25^{\circ}\text{C}$	$-V_S + 0.4$		$+V_S - 0.7$	$-V_S + 0.4$		$+V_S - 0.7$	V
	$T_A = +125^{\circ}\text{C}$	$-V_S + 0.4$		$+V_S - 1.0$	$-V_S + 0.4$		$+V_S - 1.0$	V
	$T_A = -40^{\circ}\text{C}$	$-V_S + 1.2$		$+V_S - 1.1$	$-V_S + 1.2$		$+V_S - 1.1$	V

Parameter	Test Conditions/ Comments	A Grade			B Grade			Unit
		Min	Typ	Max	Min	Typ	Max	
$R_L = 10\text{ k}\Omega$ to Ground	$T_A = +25^\circ\text{C}$	$-V_S + 0.2$		$+V_S - 0.2$	$-V_S + 0.2$		$+V_S - 0.2$	V
	$T_A = +125^\circ\text{C}$	$-V_S + 0.3$		$+V_S - 0.3$	$-V_S + 0.3$		$+V_S - 0.3$	V
	$T_A = -40^\circ\text{C}$	$-V_S + 0.2$		$+V_S - 0.2$	$-V_S + 0.2$		$+V_S - 0.2$	V
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$-V_S + 0.1$		$+V_S - 0.1$	$-V_S + 0.1$		$+V_S - 0.1$	V
$R_L = 100\text{ k}\Omega$ to Ground								V
Short-Circuit Current			13			13		mA
POWER SUPPLY								
Operating Range	Dual-supply operation	± 1.35		± 18	± 1.35		± 18	V
Quiescent Current (Per Amplifier)	$T_A = +25^\circ\text{C}$		350	425		350	425	μA
	$T_A = -40^\circ\text{C}$		250	325		250	325	μA
	$T_A = +85^\circ\text{C}$		450	525		450	525	μA
	$T_A = +125^\circ\text{C}$		525	600		525	600	μA
TEMPERATURE RANGE		-40		$+125$	-40		$+125$	$^\circ\text{C}$

¹ The input stage uses pnp transistors; therefore, input bias current always flows into the part.

² The values specified for $G > 1$ do not include the effects of the external gain-setting resistor, R_G .

³ Input voltage range of the AD8426 input stage. The input range depends on the common-mode voltage, the differential voltage, the gain, and the reference voltage. See the Input Voltage Range section for more information.

SINGLE-SUPPLY OPERATION

$+V_S = 2.7\text{ V}$, $-V_S = 0\text{ V}$, $V_{\text{REF}} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, $G = 1$, $R_L = 10\text{ k}\Omega$, specifications referred to input, unless otherwise noted.

Table 3.

Parameter	Test Conditions/ Comments	A Grade			B Grade			Unit			
		Min	Typ	Max	Min	Typ	Max				
COMMON-MODE REJECTION RATIO (CMRR)	$V_{\text{CM}} = 0\text{ V}$ to 1.7 V										
CMRR, DC to 60 Hz											
G = 1									80	86	dB
G = 10									100	105	dB
G = 100									105	110	dB
G = 1000									105	110	dB
CMRR at 5 kHz											
G = 1									80	80	dB
G = 10									90	90	dB
G = 100									90	90	dB
G = 1000	100	100	dB								
NOISE	Total noise: $e_{\text{N}} = \sqrt{(e_{\text{NI}})^2 + (e_{\text{NO}}/G)^2}$ $f = 1\text{ kHz}$										
Voltage Noise											
Input Voltage Noise, e_{NI}	22								24	nV/ $\sqrt{\text{Hz}}$	
Output Voltage Noise, e_{NO}	120								125	nV/ $\sqrt{\text{Hz}}$	
RTI Noise											
G = 1	2								2	$\mu\text{V p-p}$	
G = 10	0.5								0.5	$\mu\text{V p-p}$	
G = 100 to 1000	0.4								0.4	$\mu\text{V p-p}$	
Current Noise											
$f = 1\text{ kHz}$	100								100	fA/ $\sqrt{\text{Hz}}$	
	$f = 0.1\text{ Hz}$ to 10 Hz	3	3	pA p-p							
VOLTAGE OFFSET	Total offset voltage: $V_{\text{OS}} = V_{\text{OSI}} + (V_{\text{OSO}}/G)$										
Input Offset, V_{OSI}									300	150	μV

Parameter	Test Conditions/ Comments	A Grade			B Grade			Unit
		Min	Typ	Max	Min	Typ	Max	
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		0.5	3		0.5	1.5	$\mu\text{V}/^{\circ}\text{C}$
Output Offset, V_{OSO}				1200			800	μV
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		2	12		1	8	$\mu\text{V}/^{\circ}\text{C}$
Offset RTI vs. Supply (PSR)	$V_S = 0\text{ V}$ to 1.7 V							
G = 1		80			90			dB
G = 10		100			105			dB
G = 100		105			110			dB
G = 1000		105			110			dB
INPUT CURRENT								
Input Bias Current ¹	$T_A = +25^{\circ}\text{C}$	5	20	27	5	20	27	nA
	$T_A = +125^{\circ}\text{C}$	5	15	25	5	15	25	nA
	$T_A = -40^{\circ}\text{C}$	5	30	35	5	30	35	nA
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		70			70		$\text{pA}/^{\circ}\text{C}$
Input Offset Current	$T_A = +25^{\circ}\text{C}$			2			1	nA
	$T_A = +125^{\circ}\text{C}$			2			1	nA
	$T_A = -40^{\circ}\text{C}$			3			1	nA
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		5			5		$\text{pA}/^{\circ}\text{C}$
REFERENCE INPUT								
R_{IN}			100			100		k Ω
I_{IN}			7			7		μA
Voltage Range		$-V_S$		$+V_S$	$-V_S$		$+V_S$	V
Reference Gain to Output			1			1		V/V
Reference Gain Error			0.01			0.01		%
DYNAMIC RESPONSE								
Small-Signal -3 dB Bandwidth								
G = 1			1500			1500		kHz
G = 10			160			160		kHz
G = 100			20			20		kHz
G = 1000			2			2		kHz
Settling Time 0.01%	2 V step							
G = 1			6			6		μs
G = 10			6			6		μs
G = 100			35			35		μs
G = 1000			350			350		μs
Slew Rate								
G = 1			0.4			0.4		V/ μs
G = 5 to 100			0.6			0.6		V/ μs
GAIN								
Gain Range	$G = 1 + (49.4\text{ k}\Omega/R_G)$	1		1000	1		1000	V/V
Gain Error								
G = 1	$V_{\text{OUT}} = 0.8\text{ V}$ to 1.8 V			0.04			0.01	%
G = 5 to 1000	$V_{\text{OUT}} = 0.2\text{ V}$ to 2.5 V			0.3			0.1	%
Gain vs. Temperature ²								
G = 1	$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			5			1	$\text{ppm}/^{\circ}\text{C}$
	$T_A = +85^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			5			2	$\text{ppm}/^{\circ}\text{C}$
G > 1	$T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			-100			-100	$\text{ppm}/^{\circ}\text{C}$

Parameter	Test Conditions/ Comments	A Grade			B Grade			Unit
		Min	Typ	Max	Min	Typ	Max	
INPUT	$-V_S = 0\text{ V}$, $+V_S = 2.7\text{ V}$ to 36 V							
Input Impedance								
Differential			0.8 2			0.8 2		GΩ pF
Common Mode			0.4 2			0.4 2		GΩ pF
Input Operating Voltage Range ³	$T_A = +25^\circ\text{C}$	-0.1		$+V_S - 0.7$	-0.1		$+V_S - 0.7$	V
	$T_A = +125^\circ\text{C}$	-0.05		$+V_S - 0.6$	-0.05		$+V_S - 0.6$	V
	$T_A = -40^\circ\text{C}$	-0.15		$+V_S - 0.9$	-0.15		$+V_S - 0.9$	V
Input Overvoltage Range	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$+V_S - 40$		$-V_S + 40$	$+V_S - 40$		$-V_S + 40$	V
OUTPUT								
Output Swing								
$R_L = 10\text{ k}\Omega$ to 1.35 V	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	0.1		$+V_S - 0.1$	0.1		$+V_S - 0.1$	V
Short-Circuit Current			13			13		mA
POWER SUPPLY								
Operating Range	Single-supply operation	2.2		36	2.2		36	V
Quiescent Current (Per Amplifier)	$-V_S = 0\text{ V}$, $+V_S = 2.7\text{ V}$							
	$T_A = +25^\circ\text{C}$		325	400		325	400	μA
	$T_A = -40^\circ\text{C}$		250	325		250	325	μA
	$T_A = +85^\circ\text{C}$		425	500		425	500	μA
	$T_A = +125^\circ\text{C}$		475	550		475	550	μA
TEMPERATURE RANGE		-40		+125	-40		+125	°C

¹ The input stage uses pnp transistors; therefore, input bias current always flows into the part.

² The values specified for $G > 1$ do not include the effects of the external gain-setting resistor, R_G .

³ Input voltage range of the AD8426 input stage. The input range depends on the common-mode voltage, the differential voltage, the gain, and the reference voltage. See the Input Voltage Range section for more information.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	± 18 V
Output Short-Circuit Current	Indefinite
Maximum Voltage at $-INx$ or $+INx$	$-V_S + 40$ V
Minimum Voltage at $-INx$ or $+INx$	$+V_S - 40$ V
REFx Voltage	$\pm V_S$
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Specified Temperature Range	-40°C to $+125^{\circ}\text{C}$
Maximum Junction Temperature	130°C
ESD	
Human Body Model	1.5 kV
Charged Device Model	1.5 kV
Machine Model	100 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

The θ_{JA} value in Table 5 assumes a 4-layer JEDEC standard board with zero airflow.

Table 5.

Package	θ_{JA}	Unit
16-Lead LFCSP_VQ	86	$^{\circ}\text{C}/\text{W}$

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 6. Pin Function Description

Pin No.	Mnemonic	Description
1	–IN1	Negative Input, In-Amp 1
2	RG1	Gain-Setting Resistor Terminal, In-Amp 1
3	RG1	Gain-Setting Resistor Terminal, In-Amp 1
4	+IN1	Positive Input, In-Amp 1
5	+VS	Positive Supply
6	REF1	Reference Adjust, In-Amp 1
7	REF2	Reference Adjust, In-Amp 2
8	–VS	Negative Supply
9	+IN2	Positive Input, In-Amp 2
10	RG2	Gain-Setting Resistor Terminal, In-Amp 2
11	RG2	Gain-Setting Resistor Terminal, In-Amp 2
12	–IN2	Negative Input, In-Amp 2
13	–VS	Negative Supply
14	OUT2	Output, In-Amp 2
15	OUT1	Output, In-Amp 1
16	+VS	Positive Supply

TYPICAL PERFORMANCE CHARACTERISTICS

$T = 25^{\circ}\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, unless otherwise noted.




Figure 3. Input Common-Mode Voltage vs. Output Voltage, Single Supply, $V_S = 2.7\text{ V}$, $G = 1$




Figure 5. Input Common-Mode Voltage vs. Output Voltage, Dual Supply, $V_S = \pm 5\text{ V}$, $G = 1$




Figure 4. Input Common-Mode Voltage vs. Output Voltage, Single Supply, $V_S = 5\text{ V}$, $G = 1$




Figure 6. Input Common-Mode Voltage vs. Output Voltage, Dual Supply, $V_S = \pm 15\text{ V}$, $G = 1$

THEORY OF OPERATION




Figure 7. Simplified Schematic

ARCHITECTURE

The AD8426 is based on the classic three op amp topology. This topology has two stages: a gain stage (preamplifier) to provide differential amplification, followed by a difference amplifier to remove the common-mode voltage. Figure 7 shows a simplified schematic of one of the instrumentation amplifiers in the AD8426.

The first stage works as follows: to maintain a constant voltage across the bias resistor, R_B , A1 must keep Node 3 at a constant diode drop above the positive input voltage. Similarly, A2 keeps Node 4 at a constant diode drop above the negative input voltage. Therefore, a replica of the differential input voltage is placed across the gain setting resistor, R_G . The current that flows across this resistance must also flow through the R_1 and R_2 resistors, creating a gained differential signal between the A2 and A1 outputs. Note that, in addition to a gained differential signal, the original common-mode signal, shifted a diode drop up, is also still present.

The second stage is a difference amplifier, composed of A3 and four 50 kΩ resistors. The purpose of this stage is to remove the common-mode signal from the amplified differential signal.

The transfer function of the AD8426 is

$$V_{OUT} = G \times (V_{IN+} - V_{IN-}) + V_{REF}$$

where:

$$G = 1 + \frac{49.4 \text{ k}\Omega}{R_G}$$

GAIN SELECTION

Placing a resistor across the R_G terminals sets the gain of the AD8426, which can be calculated by referring to Table 7 or by using the following gain equation:

$$R_G = \frac{49.4 \text{ k}\Omega}{G - 1}$$

Table 7. Gains Achieved Using 1% Resistors

1% Standard Table Value of R_G	Calculated Gain
49.9 kΩ	1.990
12.4 kΩ	4.984
5.49 kΩ	9.998
2.61 kΩ	19.93
1.00 kΩ	50.40
499 Ω	100.0
249 Ω	199.4
100 Ω	495.0
49.9 Ω	991.0

The AD8426 defaults to $G = 1$ when no gain resistor is used. The tolerance and gain drift of the R_G resistor should be added to the AD8426 specifications to determine the total gain accuracy of the system. When the gain resistor is not used, gain error and gain drift are minimal.

REFERENCE TERMINAL

The output voltage of the AD8426 is developed with respect to the potential on the reference terminal. This is useful when the output signal needs to be offset to a precise midsupply level. For example, a voltage source can be tied to the REF pin to level-shift the output so that the AD8426 can drive a single-supply ADC. The REF pin is protected with ESD diodes and should not exceed either $+V_S$ or $-V_S$ by more than 0.3 V.

For the best performance, source impedance to the REF terminal should be kept below 2 Ω. As shown in Figure 8, the reference terminal, REF, is at one end of a 50 kΩ resistor. Additional impedance at the REF terminal adds to this 50 kΩ resistor and results in amplification of the signal connected to the positive input. The amplification from the additional R_{REF} can be computed by $2 \times (50 \text{ k}\Omega + R_{REF}) / 100 \text{ k}\Omega + R_{REF}$.

Only the positive signal path is amplified; the negative path is unaffected. This uneven amplification degrades the CMRR of the amplifier.




Figure 8. Driving the Reference Pin

INPUT VOLTAGE RANGE

The three op amp architecture of the AD8426 applies gain in the first stage before removing common-mode voltage in the difference amplifier stage. In addition, the input transistors in the first stage shift the common-mode voltage up one diode drop. Therefore, internal nodes between the first and second stages (Node 1 and Node 2 in Figure 7) experience a combination of gained signal, common-mode signal, and a diode drop. This combined signal can be limited by the voltage supplies even when the individual input and output signals are not.

Equation 1 to Equation 3 can be used to understand how the gain (G), common-mode input voltage (V_{CM}), differential input voltage (V_{DIFF}), and reference voltage (V_{REF}) interact. The values for the constants, V_{-LIMIT} , V_{+LIMIT} , and V_{REF_LIMIT} , at different temperatures are shown in Table 8. These three formulas, along with the input and output range specifications in Table 2 and Table 3, set the operating boundaries of the part.

$$V_{CM} - \left| \frac{(V_{DIFF})(G)}{2} \right| > -V_S + V_{-LIMIT} \quad (1)$$

$$V_{CM} + \left| \frac{(V_{DIFF})(G)}{2} \right| < +V_S - V_{+LIMIT} \quad (2)$$

$$\frac{(V_{DIFF})(G)}{2} + V_{CM} + V_{REF} < +V_S - V_{REF_LIMIT} \quad (3)$$

Table 8. Input Voltage Range Constants for Various Temperatures

Temperature	V_{-LIMIT}	V_{+LIMIT}	V_{REF_LIMIT}
−40°C	−0.55	+0.8	+1.3
+25°C	−0.35	+0.7	+1.15
+85°C	−0.15	+0.65	+1.05
+125°C	−0.05	+0.6	+0.9

The common-mode input voltage range shifts upward with temperature. At cold temperatures, the part requires extra headroom from the positive supply, whereas operation near the negative

supply has more margin. Conversely, at hot temperatures, the part requires less headroom from the positive supply but is subject to the worst-case conditions for input voltages near the negative supply.

A typical part functions up to the boundaries described in this section. However, for best performance, designing with a few hundred millivolts extra margin is recommended. As signals approach the boundary, internal transistors begin to saturate, which can affect frequency and linearity performance.

LAYOUT

To ensure optimum performance of the AD8426 at the PCB level, care must be taken in the design of the board layout. The AD8426 pins are arranged in a logical manner to aid in this task.





Figure 9. Pinout Diagram

Package Considerations

The AD8426 is available in a 16-lead, 4 mm × 4 mm LFCSP with no exposed paddle. The footprint from another 4 mm × 4 mm LFCSP part should not be copied because it may not have the correct lead pitch and lead width dimensions. Refer to the Outline Dimensions section for the correct dimensions.

Hidden Paddle Package

The AD8426 is available in an LFCSP package with a hidden paddle. Unlike chip scale packages where the pad limits routing capability, this package allows routes and vias directly beneath the chip, so that the full space savings of the small LFCSP can be realized. Although the package has no metal in the center of the part, the manufacturing process leaves a very small section of exposed metal at each of the package corners, as shown in Figure 10 and in Figure 17 in the Outline Dimensions section. This metal is connected to $-V_S$ through the part. Because of the possibility of a short, vias should not be placed underneath these exposed metal tabs.



NOTES

1. EXPOSED LEAD FRAME TABS AT THE FOUR CORNERS OF THE PACKAGE ARE INTERNALLY CONNECTED TO $+V_S$. REFER TO THE OUTLINE DIMENSIONS PAGE, FOR FURTHER INFORMATION ON PACKAGE AVAILABILITY.

09490-065

Figure 10. Hidden Paddle Package, Bottom View

Common-Mode Rejection Ratio over Frequency

Poor layout can cause some of the common-mode signals to be converted to differential signals before reaching the in-amp. Such conversions occur when one input path has a frequency response that is different from the other. To keep CMRR across frequency high, the input source impedance and capacitance of each path should be closely matched. Additional source resistance in the input path (for example, for input protection) should be placed close to the in-amp inputs, which minimizes their interaction with parasitic capacitance from the PCB traces.

Parasitic capacitance at the gain setting pins can also affect CMRR over frequency. If the board design has a component at the gain setting pins (for example, a switch or jumper), the component should be chosen so that the parasitic capacitance is as small as possible.

Power Supplies

A stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance.

A 0.1 μF capacitor should be placed as close as possible to each supply pin. As shown in Figure 11, a 10 μF capacitor can be used farther away from the part. In most cases, it can be shared by other precision integrated circuits.





Figure 11. Supply Decoupling, REF, and Output Referred to Local Ground

References

The output voltage of the AD8426 is developed with respect to the potential on the reference terminal. Care should be taken to tie REF to the appropriate local ground. This should also help minimize crosstalk between the two channels.

INPUT BIAS CURRENT RETURN PATH

The input bias current of the AD8426 must have a return path to ground. When the source, such as a thermocouple, cannot provide a return current path, one should be created, as shown in Figure 12.



09490-007

Figure 12. Creating an Input Bias Current Return Path

INPUT PROTECTION

The AD8426 has very robust inputs and typically does not need additional input protection. Input voltages can be up to 40 V from the opposite supply rail. For example, with a +5 V positive supply and a -8 V negative supply, the part can safely withstand voltages from -35 V to +32 V. Unlike some other instrumentation amplifiers, the part can handle large differential input voltages even when the part is in high gain.

The rest of the AD8426 terminals should be kept within the supplies. All terminals of the AD8426 are protected against ESD.

limiting resistors and low leakage diode clamps such as the BAV199, the FJH1100s, or the SP720 should be used.

RADIO FREQUENCY INTERFERENCE (RFI)

RF interference is often a problem when amplifiers are used in applications where there are strong RF signals. The precision circuits in the [AD8426](#) can rectify the RF signals so that they appear as a dc offset voltage error. To avoid this rectification, place a low-pass RC filter at the input of the instrumentation amplifier (see Figure 13). The filter limits both the differential and common-mode bandwidth, as shown in the following equations:

$$FilterFrequency_{DIFF} = \frac{1}{2\pi R(2C_D + C_C)}$$

$$FilterFrequency_{CM} = \frac{1}{2\pi RC_C}$$

where $C_D \geq 10 C_C$.




Figure 13. RFI Suppression

C_D affects the differential signal, and C_C affects the common-mode signal. Values of R and C_C should be chosen to minimize RFI. Any mismatch between the $R \times C_C$ at the positive input and the $R \times C_C$ at the negative input degrades the CMRR of the [AD8426](#). By using a value of C_D one order of magnitude larger than C_C , the effect of the mismatch is reduced, and performance is improved.

APPLICATIONS INFORMATION

DIFFERENTIAL DRIVE

Figure 14 shows how to configure the AD8426 for differential output.




Figure 14. Differential Output Using an Op Amp

The differential output is set by the following equation:

$$V_{DIFF_OUT} = V_{OUT+} - V_{OUT-} = Gain \times (V_{IN+} - V_{IN-})$$

The common-mode output is set by the following equation:

$$V_{CM_OUT} = (V_{OUT+} + V_{OUT-})/2 = V_{BIAS}$$

The advantage of this circuit is that the dc differential accuracy depends on the AD8426 and not on the op amp or the resistors. This circuit takes advantage of the precise control that the AD8426 has of its output voltage relative to the reference voltage. Op amp dc performance and resistor matching do affect the dc common-mode output accuracy. However, because common-mode errors are likely to be rejected by the next device in the signal chain, these errors typically have little effect on overall system accuracy.

Tips for Best Differential Output Performance

For best ac performance, an op amp with at least 2 MHz gain bandwidth and 1 V/μs slew rate is recommended. Good choices for op amps are the AD8641, AD8515, or AD820.

Keep trace lengths from resistors to the inverting terminal of the op amp as short as possible. Excessive capacitance at this node can cause the circuit to be unstable. If capacitance cannot be avoided, use lower value resistors.

For best linearity and ac performance, a minimum positive supply voltage (+V_S) is required. Table 9 shows the minimum supply voltage required for optimum performance where V_{CM_MAX} indicates the maximum common-mode voltage expected at the input of the AD8426.

Table 9. Minimum Positive Supply Voltage

Temperature	Equation
Less than -10°C	+V _S > (V _{CM_MAX} + V _{BIAS})/2 + 1.4 V
-10°C to +25°C	+V _S > (V _{CM_MAX} + V _{BIAS})/2 + 1.25 V
More than +25°C	+V _S > (V _{CM_MAX} + V _{BIAS})/2 + 1.1 V

PRECISION STRAIN GAGE

The low offset and high CMRR over frequency of the AD8426 make it an excellent candidate for bridge measurements. The bridge can be connected directly to the inputs of the amplifier (see Figure 15).




Figure 15. Precision Strain Gage

DRIVING AN ADC

Figure 16 shows several different methods of driving an ADC. The ADC in the ADuC7026 microcontroller was chosen for this example because it has an unbuffered, charge sampling architecture that is typical of most modern ADCs. This type of architecture typically requires an RC buffer stage between the ADC and the amplifier to work correctly.

Option 1 shows the minimum configuration required to drive a charge sampling ADC. The capacitor provides charge to the ADC sampling capacitor, and the resistor shields the AD8426 from the capacitance. To keep the AD8426 stable, the RC time constant of the resistor and capacitor needs to stay above 5 μs. This circuit is mainly useful for lower frequency signals.

Option 2 shows a circuit for driving higher frequency signals. It uses a precision op amp (AD8616) with relatively high bandwidth and output drive. This amplifier can drive a resistor and capacitor with a much higher time constant and is, therefore, suited for higher frequency applications.

Option 3 is useful for applications where the AD8426 needs to run off a large voltage supply, but drives a single supply ADC. In normal operation, the AD8426 output stays within the ADC range, and the AD8616 simply buffers it. However, in a fault condition, the output of the AD8426 may go outside the supply range of both the AD8616 and the ADC. This is not an issue in this circuit, because the 10 kΩ resistor between the two amplifiers limits the current into the AD8616 to a safe level.





Figure 16. Driving an ADC

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-263-VBBC

Figure 17. 16-Lead Lead Frame Chips Scale Package [LFCSP_VQ]

4 mm × 4 mm Body, Very Thin Quad, with Hidden Paddle

(CP-16-19)

Dimensions shown in millimeters

062309-B

NOTES

NOTES

NOTES