

PCA9671

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

Rev. 01 — 20 December 2006

Product data sheet

1. General description

The PCA9671 provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I²C-bus) and is a part of the Fast-mode Plus (Fm+) family.

The PCA9671 is a drop in upgrade for the PCF8575 providing higher I²C-bus speeds (1 MHz versus 400 kHz) so that the output can support PWM dimming of LEDs, higher I²C-bus drive (30 mA versus 3 mA) so that many more devices can be on the bus without the need for bus buffers, higher total package sink capacity (400 mA versus 100 mA) that supports having all 25 mA LEDs on at the same time and more device addresses (64 versus 8) to allow many more devices on the bus without address conflicts.

The difference between the PCA9671 and the PCF8575 is that the interrupt output on the PCF8575 is replaced by a RESET input on the PCA9671.

The device consists of a 16-bit quasi-bidirectional port and an I²C-bus interface. The PCA9671 has a low current consumption and includes latched outputs with 25 mA high current drive capability for directly driving LEDs. The internal Power-On Reset (POR), hardware reset pin (RESET) or software reset sequence initializes the I/Os as inputs.

2. Features

- 1 MHz I²C-bus interface
- Compliant with the I²C-bus Fast-mode and Standard-mode
- SDA with 30 mA sink capability for 4000 pF buses
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 16-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 400 mA
- Active LOW reset input
- 64 programmable slave addresses using 3 address pins
- Readable device ID (manufacturer, device type, and revision)
- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO24, SSOP24, QSOP24, TSSOP24, HVQFN24, DHVQFN24



PCA9671 NXP Semiconductors

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

Applications

- LED signs and displays
- Servers
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones
- Gaming machines
- Instrumentation and test measurement

Ordering information


Table 1. **Ordering information**


Туре	Topside	Package		
number	mark	Name	Description	Version
PCA9671D	PCA9671D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9671DB	PCA9671DB	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1
PCA9671DK	PCA9671	SSOP24[1]	plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT556-1
PCA9671PW	PCA9671PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9671BQ	9671	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5\times5.5\times0.85$ mm	SOT815-1
PCA9671BS	9671	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 \times 4 \times 0.85 mm	SOT616-1

^[1] Also known as QSOP24.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

5. Block diagram







Remote 16-bit I/O expander for Fm+ I2C-bus with reset

6. Pinning information

6.1 Pinning



Remote 16-bit I/O expander for Fm+ I²C-bus with reset



6.2 Pin description

Table 2. Pin description

Symbol	Pin		Description
	SO24, SSOP24, QSOP24, TSSOP24, DHVQFN24	HVQFN24	
RESET	1	22	reset input (active LOW)
AD1	2	23	address input 1
AD2	3	24	address input 2
P00	4	1	quasi-bidirectional I/O 00
P01	5	2	quasi-bidirectional I/O 01
P02	6	3	quasi-bidirectional I/O 02
P03	7	4	quasi-bidirectional I/O 03
P04	8	5	quasi-bidirectional I/O 04
P05	9	6	quasi-bidirectional I/O 05
P06	10	7	quasi-bidirectional I/O 06
P07	11	8	quasi-bidirectional I/O 07
V_{SS}	12 <mark>1]</mark>	9 <u>[1]</u>	supply ground
P10	13	10	quasi-bidirectional I/O 10
P11	14	11	quasi-bidirectional I/O 11
P12	15	12	quasi-bidirectional I/O 12
P13	16	13	quasi-bidirectional I/O 13
P14	17	14	quasi-bidirectional I/O 14
P15	18	15	quasi-bidirectional I/O 15
P16	19	16	quasi-bidirectional I/O 16
P17	20	17	quasi-bidirectional I/O 17

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

	Table 2.	Pin description .	continued
--	----------	-------------------	-----------

Symbol	Pin		Description
	SO24, SSOP24, QSOP24, TSSOP24, DHVQFN24	HVQFN24	
AD0	21	18	address input 0
SCL	22	19	serial clock line input
SDA	23	20	serial data line input/output
V_{DD}	24	21	supply voltage

^[1] HVQFN and DHVQFN package die supply ground is connected to both the V_{SS} pin and the exposed center pad. The V_{SS} pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

7. Functional description

Refer to Figure 1 "Block diagram of PCA9671".


7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA9671 is shown in <u>Figure 9</u>. Slave address pins AD2, AD1, and AD0 choose 1 of 64 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD2, AD1, and AD0. Address values depending on AD2, AD1, and AD0 can be found in Table 3 "PCA9671 address map".

Remark: The General Call address (0000 0000) and the Device ID address (1111 100X) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA9671 not to acknowledge.

Remark: Reserved I²C-bus addresses must be used with caution since they can interfere with:

- "reserved for future use" I²C-bus addresses (0000 011, 1111 101, 1111 110, 1111 111)
- slave devices that use the 10-bit addressing scheme (1111 0xx)
- High speed mode (Hs-mode) master code (0000 1xx)



The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

When AD2, AD1 and AD0 are held to V_{DD} or V_{SS} , the same address as the PCF8575 is applied.

7.1.1 Address maps

Table 3. PCA9671 address map

AD2	AD1	AD0	A6	A5	A4	А3	A2	A 1	A0	Address (hex)
V_{SS}	SCL	V_{SS}	0	0	1	0	0	0	0	20h
V_{SS}	SCL	V_{DD}	0	0	1	0	0	0	1	22h
V_{SS}	SDA	V_{SS}	0	0	1	0	0	1	0	24h
V_{SS}	SDA	V_{DD}	0	0	1	0	0	1	1	26h
V_{DD}	SCL	V_{SS}	0	0	1	0	1	0	0	28h
V_{DD}	SCL	V_{DD}	0	0	1	0	1	0	1	2Ah
V_{DD}	SDA	V_{SS}	0	0	1	0	1	1	0	2Ch
V_{DD}	SDA	V_{DD}	0	0	1	0	1	1	1	2Eh
V_{SS}	SCL	SCL	0	0	1	1	0	0	0	30h
V_{SS}	SCL	SDA	0	0	1	1	0	0	1	32h
V_{SS}	SDA	SCL	0	0	1	1	0	1	0	34h
V_{SS}	SDA	SDA	0	0	1	1	0	1	1	36h
V_{DD}	SCL	SCL	0	0	1	1	1	0	0	38h
V_{DD}	SCL	SDA	0	0	1	1	1	0	1	3Ah
V_{DD}	SDA	SCL	0	0	1	1	1	1	0	3Ch
V_{DD}	SDA	SDA	0	0	1	1	1	1	1	3Eh
V_{SS}	V_{SS}	V_{SS}	0	1	0	0	0	0	0	40h
V_{SS}	V_{SS}	V_{DD}	0	1	0	0	0	0	1	42h
V_{SS}	V_{DD}	V_{SS}	0	1	0	0	0	1	0	44h
V_{SS}	V_{DD}	V_{DD}	0	1	0	0	0	1	1	46h
V_{DD}	V_{SS}	V_{SS}	0	1	0	0	1	0	0	48h
V_{DD}	V_{SS}	V_{DD}	0	1	0	0	1	0	1	4Ah
V_{DD}	V_{DD}	V_{SS}	0	1	0	0	1	1	0	4Ch
V_{DD}	V_{DD}	V_{DD}	0	1	0	0	1	1	1	4Eh
V_{SS}	V_{SS}	SCL	0	1	0	1	0	0	0	50h
V_{SS}	V_{SS}	SDA	0	1	0	1	0	0	1	52h
V_{SS}	V_{DD}	SCL	0	1	0	1	0	1	0	54h
V_{SS}	V_{DD}	SDA	0	1	0	1	0	1	1	56h
V_{DD}	V_{SS}	SCL	0	1	0	1	1	0	0	58h
V_{DD}	V_{SS}	SDA	0	1	0	1	1	0	1	5Ah
V_{DD}	V_{DD}	SCL	0	1	0	1	1	1	0	5Ch
V_{DD}	V_{DD}	SDA	0	1	0	1	1	1	1	5Eh

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

Table 3. PCA9671 address map ...continued

AD2	AD1	AD0	A6	A5	A4	А3	A2	A1	A0	Address (hex)
SCL	SCL	V_{SS}	1	0	1	0	0	0	0	A0h
SCL	SCL	V_{DD}	1	0	1	0	0	0	1	A2h
SCL	SDA	V_{SS}	1	0	1	0	0	1	0	A4h
SCL	SDA	V_{DD}	1	0	1	0	0	1	1	A6h
SDA	SCL	V_{SS}	1	0	1	0	1	0	0	A8h
SDA	SCL	V_{DD}	1	0	1	0	1	0	1	AAh
SDA	SDA	V_{SS}	1	0	1	0	1	1	0	ACh
SDA	SDA	V_{DD}	1	0	1	0	1	1	1	AEh
SCL	SCL	SCL	1	0	1	1	0	0	0	B0h
SCL	SCL	SDA	1	0	1	1	0	0	1	B2h
SCL	SDA	SCL	1	0	1	1	0	1	0	B4h
SCL	SDA	SDA	1	0	1	1	0	1	1	B6h
SDA	SCL	SCL	1	0	1	1	1	0	0	B8h
SDA	SCL	SDA	1	0	1	1	1	0	1	BAh
SDA	SDA	SCL	1	0	1	1	1	1	0	BCh
SDA	SDA	SDA	1	0	1	1	1	1	1	BEh
SCL	V_{SS}	V_{SS}	1	1	0	0	0	0	0	C0h
SCL	V_{SS}	V_{DD}	1	1	0	0	0	0	1	C2h
SCL	V_{DD}	V_{SS}	1	1	0	0	0	1	0	C4h
SCL	V_{DD}	V_{DD}	1	1	0	0	0	1	1	C6h
SDA	V_{SS}	V_{SS}	1	1	0	0	1	0	0	C8h
SDA	V_{SS}	V_{DD}	1	1	0	0	1	0	1	CAh
SDA	V_{DD}	V_{SS}	1	1	0	0	1	1	0	CCh
SDA	V_{DD}	V_{DD}	1	1	0	0	1	1	1	CEh
SCL	V_{SS}	SCL	1	1	1	0	0	0	0	E0h
SCL	V_{SS}	SDA	1	1	1	0	0	0	1	E2h
SCL	V_{DD}	SCL	1	1	1	0	0	1	0	E4h
SCL	V_{DD}	SDA	1	1	1	0	0	1	1	E6h
SDA	V_{SS}	SCL	1	1	1	0	1	0	0	E8h
SDA	V_{SS}	SDA	1	1	1	0	1	0	1	EAh
SDA	V_{DD}	SCL	1	1	1	0	1	1	0	ECh
SDA	V_{DD}	SDA	1	1	1	0	1	1	1	EEh


PCA9671 **NXP Semiconductors**


Remote 16-bit I/O expander for Fm+ I2C-bus with reset

7.2 Software Reset call, and device ID addresses

Two other different addresses can be sent to the PCA9671.

- General Call address: allows to reset the PCA9671 through the I²C-bus upon reception of the right I²C-bus sequence. See Section 7.2.1 "Software Reset" for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See Section 7.2.2 "Device ID (PCA9671 ID field)" for more information.





7.2.1 Software Reset

The Software Reset Call allows all the devices in the I²C-bus to be reset to the power-up state value through a specific formatted I²C-bus command. To be performed correctly, it implies that the I²C-bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:

- 1. A START command is sent by the I²C-bus master.
- 2. The reserved General Call I²C-bus address '0000 000' with the R/W bit set to logic 0 (write) is sent by the I²C-bus master.
- 3. The PCA9671 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/\overline{W} bit is set to logic 1 (read), no acknowledge is returned to the I²C-bus master.
- 4. Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
 - a. The PCA9671 acknowledges this value only. If the byte is not equal to 06h, the PCA9671 does not acknowledge it.


If more than 1 byte of data is sent, the PCA9671 does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the PCA9671 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

The I²C-bus master must interpret a non-acknowledge from the PCA9671 (at any time) as a 'Software Reset Abort'. The PCA9671 does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in Figure 12.



7.2.2 Device ID (PCA9671 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 8 bits with the manufacturer name, unique per manufacturer (for example, NXP Semiconductors).
- 13 bits with the part identification, assigned by manufacturer, the 7 MSBs with the category ID and the 6 LSBs with the feature ID (for example, PCA9671 16-bit quasi-output I/O expander).
- 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:

- 1. START command.
- 2. The master sends the Reserved Device ID I²C-bus address '1111 100' with the R/ \overline{W} bit set to logic 0 (write).
- 3. The master sends the I²C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I²C-bus slave address).
- 4. The master sends a Re-START command.

Remark: A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.

Remark: A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.


- 5. The master sends the Reserved Device ID I^2C -bus address '1111 100' with the R/ \overline{W} bit set to logic 1 (read).
- 6. The device ID read can be done, starting with the 8 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 13 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.


Remote 16-bit I/O expander for Fm+ I2C-bus with reset

Remark: The reading of the Device ID can be stopped anytime by sending a NACK command.

Remark: If the master continues to ACK the bytes after the third byte, the PCA9671 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

For the PCA9671, the Device ID is as shown in Figure 13.





Remote 16-bit I/O expander for Fm+ I²C-bus with reset

8. I/O programming

8.1 Quasi-bidirectional I/O architecture

The PCA9671's 16 ports (see <u>Figure 2</u>) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see <u>Figure 17</u>). Output data is transmitted to the ports in the Write mode (see <u>Figure 16</u>).

Every data transmission from the PCA9671 must consist of an even number of bytes, the first byte will be referred to as P07 to P00, and the second byte as P17 to P10. The third will be referred to as P07 to P00, and so on.

This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source (I_{OH}) to V_{DD} is active. An additional strong pull-up to V_{DD} ($I_{trt(pu)}$) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the write mode.


Remark: If a HIGH is applied to an I/O which has been written earlier to LOW, a large current (I_{OL}) will flow to V_{SS} .

8.2 Writing to the port (Output mode)


To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the Write mode is entered. The PCA9671 acknowledges and the master sends the first data byte for P07 to P00. After the first data byte is acknowledged by the PCA9671, the second data byte P17 to P10 is sent by the master. Once again, the PCA9671 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA9671.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten.

The first data byte in every pair refers to Port 0 (P07 to P00), whereas the second data byte in every pair refers to Port 1 (P17 to P10). See Figure 15.



Remote 16-bit I/O expander for Fm+ I²C-bus with reset




8.3 Reading from a port (Input mode)

All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports.

If the data on the input port changes faster than the master can read, this data may be lost.


Remote 16-bit I/O expander for Fm+ I²C-bus with reset



20 December 2006

Fig 17. Read input port register, scenario 1

Remote 16-bit I/O expander for Fm+ I²C-bus with reset



Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).

Fig 18. Read input port register, scenario 2

Product data sheet

. 9

20 December 2006

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

8.4 Power-on reset

When power is applied to V_{DD} , an internal Power-On Reset (POR) holds the PCA9671 in a reset condition until V_{DD} has reached V_{POR} . At that point, the reset condition is released and the PCA9671 registers and I^2C -bus/SMBus state machine will initialize to their default states. Thereafter V_{DD} must be lowered below 0.2 V to reset the device.

8.5 **RESET** input


A reset can be accomplished by holding the \overline{RESET} pin LOW for a minimum of $t_{w(rst)}$. The PCA9671 registers and I²C-bus state machine will be held in their default state until the \overline{RESET} input is once again HIGH.

9. Characteristics of the I²C-bus

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

9.1 Bit transfer


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 19).



9.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see <u>Figure 20</u>).

Remote 16-bit I/O expander for Fm+ I²C-bus with reset



9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 21).




9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset




10. Application design-in information

10.1 Bidirectional I/O expander applications

In the 8-bit I/O expander application shown in Figure 23, P00 and P01 are inputs, and P02 to P07 are outputs. When used in this configuration, during a write, the input (P00 and P01) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P02 to P07). During a read, the logic levels of the external devices driving the input ports (P00 and P01) and the previous written logic level to the output ports (P02 to P07) will be read.


The GPIO also has a reset line (RESET) that can be connected to an output pin of the microprocessor. Since the device does not have an interrupt output, changes of the I/Os can be monitored by reading the input registers. If both a RESET and INT are needed, use the PCA9673.



Remote 16-bit I/O expander for Fm+ I²C-bus with reset

10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.



11. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+6	V
I_{DD}	supply current		-	±100	mA
I _{SS}	ground supply current		-	±600	mA
V_{I}	input voltage		$V_{SS}-0.5$	5.5	V
I	input current		-	±20	mA
I _O	output current		-	±50[1]	mA
P _{tot}	total power dissipation		-	600	mW
P/out	power dissipation per output		-	200	mW
T_{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature	operating	-40	+85	°C

^[1] Total package (maximum) output current is 600 mA.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

12. Static characteristics

Table 5. Static characteristics

 V_{DD} = 2.3 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
V_{DD}	supply voltage		2.3	-	5.5	V
I_{DD}	supply current	operating mode; no load; $V_I = V_{DD}$ or V_{SS} ; $f_{SCL} = 400$ kHz	-	200	500	μΑ
I _{stb}	standby current	standby mode; no load; $V_I = V_{DD}$ or V_{SS}	-	2.5	10	μΑ
V_{POR}	power-on reset voltage		<u>[1]</u> _	1.8	2.0	V
Input SCL	.; input/output SDA					
V_{IL}	LOW-level input voltage		-0.5	-	$+0.3V_{DD}$	V
V_{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	V
I_{OL}	LOW-level output current	$V_{OL} = 0.4 V$	20	-	-	mΑ
IL	leakage current	$V_I = V_{DD}$ or V_{SS}	-1	-	+1	μΑ
C_{i}	input capacitance	$V_I = V_{SS}$	-	4	10	pF
I/Os; P00	to P07 and P10 to P17					
I_{OL}	LOW-level output current[2]	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	12	27	-	mΑ
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	17	35	-	mΑ
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	25	42	-	mΑ
$I_{OL(tot)}$	total LOW-level output current[2]	$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	-	-	400	mΑ
I _{OH}	HIGH-level output current	$V_{OH} = V_{SS}$	-30	-150	-300	μΑ
$I_{trt(pu)}$	transient boosted pull-up current	V _{OH} = V _{SS} ; see <u>Figure 16</u>	-0.5	-1.0	-	mΑ
Ci	input capacitance		[3]	4	10	pF
Co	output capacitance		[3]	4	10	pF
Input RES	SET					
V_{IL}	LOW-level input voltage		-0.5	-	+0.8	V
V_{IH}	HIGH-level input voltage		2	-	5.5	V
ILI	input leakage current		-1	-	+1	μΑ
I _{OH}	HIGH-level output current		-1	-	+1	μΑ
Ci	input capacitance		-	3	5	pF
Inputs AD	00, AD1, AD2					
V_{IL}	LOW-level input voltage		-0.5	-	+0.3V _{DD}	V
V_{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	V
I _{LI}	input leakage current		-1	-	+1	μΑ
Ci	input capacitance		-	3	5	pF

^[1] The power-on reset circuit resets the I^2C -bus logic with $V_{DD} < V_{POR}$ and set all I/Os to logic 1 (with current source to V_{DD}).

^[2] Each bit must be limited to a maximum of 25 mA and the total package limited to 400 mA due to internal busing limits.

^[3] The value is not tested, but verified on sampling basis.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

13. Dynamic characteristics

Table 6. Dynamic characteristics

 $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V; } V_{SS} = 0 \text{ V; } T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C; unless otherwise specified.}$

Symbol	Parameter	Conditions		rd-mode -bus	Fast-mode I ²	C-bus		Fast-mode Plus I ² C-bus		
			Min	Max	Min	Max	Min	Max		
f _{SCL}	SCL clock frequency		0	100	0	400	0	1000	kHz	
t _{BUF}	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μs	
t _{HD;STA}	hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μs	
t _{SU;STA}	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μs	
t _{SU;STO}	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μs	
t _{HD;DAT}	data hold time		0	-	0	-	0	-	ns	
t _{VD;ACK}	data valid acknowledge time [1]		0.3	3.45	0.1	0.9	0.05	0.45	μs	
t _{VD;DAT}	data valid time [2]		300	-	50	-	50	450	ns	
t _{SU;DAT}	data set-up time		250	-	100	-	50	-	ns	
t_{LOW}	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μs	
t _{HIGH}	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μs	
t _f	fall time of both SDA and SCL signals	[4][5]	-	300	20 + 0.1C _b [3]	300	-	120	ns	
t _r	rise time of both SDA and SCL signals		-	1000	20 + 0.1C _b [3]	300	-	120	ns	
t _{SP}	pulse width of spikes that must be suppressed by the input filter [6]		-	50	-	50	-	50	ns	
Port timir	ng; $C_L \le 100 \text{ pF (see } \frac{\text{Figure}}{}$	<u>e 17</u> and <u>Figure 16</u>))							
$t_{V(Q)}$	data output valid time		-	4	-	4	-	4	μs	
t _{su(D)}	data input set-up time		0	-	0	-	0	-	μs	
t _{h(D)}	data input hold time		4	-	4	-	4	-	μs	
Reset tim	ning (see <u>Figure 26</u>)									
t _{w(rst)}	reset pulse width		4	-	4	-	4	-	ns	
t _{rec(rst)}	reset recovery time		0	-	0	-	0	-	ns	
t _{rst}	reset time		100	-	100	-	100	-	ns	

^[1] $t_{VD;ACK}$ = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.

^[2] $t_{VD;DAT}$ = minimum time for SDA data out to be valid following SCL LOW.


^[3] $C_b = total$ capacitance of one bus line in pF.


^[4] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V_{IL} of the SCL signal) in order to bridge the undefined region SCL's falling edge.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

[5] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f.

[6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.






Remote 16-bit I/O expander for Fm+ I²C-bus with reset

14. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013				-99-12-27 03-02-19	


Fig 27. Package outline SOT137-1 (SO24)

PCA9671 NXP Semiconductors

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



UNIT	A max.	A ₁	A ₂	Α3	bp	U	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC JEITA		PROJECTION	1350E DATE	
SOT340-1		MO-150			99-12-27 03-02-19	

Fig 28. Package outline SOT340-1 (SSOP24)

PCA9671 NXP Semiconductors

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

SSOP24: plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm SOT556-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.73	0.25 0.10	1.55 1.40	0.25	0.31 0.20	0.25 0.18	8.8 8.6	4.0 3.8	0.635	6.2 5.8	1	0.89 0.41	0.25	0.18	0.1	1.05 0.66	8° 0°
inches	0.068		0.061 0.055	0.01		0.0098 0.0075		0.157 0.150	0.025	0.244 0.228	0.041	0.035 0.016	0.01	0.007	0.004	0.040 0.026	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm (0.008 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	 EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT556-1		MO-137			99-12-27 03-02-18	

Fig 29. Package outline SOT556-1 (SSOP24)

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



UNIT	A max.	A ₁	A ₂	А3	bp	C	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	KEFEK	ENCES	EUROPEAN	ISSUE DATE	
IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
	MO-153			99-12-27 03-02-19	
	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	

Fig 30. Package outline SOT355-1 (TSSOP24)

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm

SOT815-1




Fig 31. Package outline SOT815-1 (DHVQFN24)

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1




Fig 32. Package outline SOT616-1 (HVQFN24)

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

15. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

16. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 33</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8

Table 7. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


Table 8. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)						
	Volume (mm³)						
	< 350	350 to 2000	> 2000				
< 1.6	260	260	260				
1.6 to 2.5	260	250	245				
> 2.5	250	245	245				

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 33.

Remote 16-bit I/O expander for Fm+ I²C-bus with reset



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

17. Abbreviations

Table 9. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
GPIO	General Purpose Input/Output
HBM	Human Body Model
I ² C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
IC	Integrated Circuit
ID	Identification
LED	Light Emitting Diode
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PLC	Programmable Logic Controller
PWM	Pulse Width Modulation
RAID	Redundant Array of Independent Disks
SMBus	System Management Bus

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

18. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9671_1	20061220	Product data sheet	-	-

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

19. Legal information

19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

19.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

20. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

19.4

20 21

Remote 16-bit I/O expander for Fm+ I²C-bus with reset

21. Contents

1	General description
2	Features
3	Applications
4	Ordering information 2
5	Block diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 5
7	Functional description 6
7.1	Device address 6
7.1.1	Address maps 7
7.2	Software Reset call, and device ID addresses . 9
7.2.1	Software Reset
7.2.2	Device ID (PCA9671 ID field) 10
8	I/O programming 12
8.1	Quasi-bidirectional I/O architecture 12
8.2	Writing to the port (Output mode)
8.3	Reading from a port (Input mode)
8.4 8.5	Power-on reset
	RESET input
9	Characteristics of the I ² C-bus
9.1	Bit transfer
9.1.1 9.2	START and STOP conditions
9.2 9.3	Acknowledge
9.5 10	Application design-in information
10.1	Bidirectional I/O expander applications 18
10.1	High current-drive load applications 19
11	Limiting values
	Static characteristics
12	
13	Dynamic characteristics
14	Package outline
15	Handling information
16	Soldering 29
16.1	Introduction to soldering
16.2	Wave and reflow soldering
16.3	Wave soldering
16.4	Reflow soldering
17	Abbreviations
18	Revision history
19	Legal information
19.1	Data sheet status
19.2	Definitions
19.3	Disclaimers

Contact information	33
Contents	34

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2006.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 December 2006

Document identifier: PCA9671_1