## Features

- Pin and Software Compatibility with Standard 80C51 Products and 80C51Fx/Rx/Rx+
- Plug-In Replacement of Intel's 8xC251Sx
- C251 Core: Intel's MCS ${ }^{\circledR} 251$ D-step Compliance
- 40-byte Register File
- Registers Accessible as Bytes, Words or Dwords
- Three-stage Instruction Pipeline
- 16-bit Internal Code Fetch
- Enriched C51 Instruction Set
- 16-bit and 32-bit ALU
- Compare and Conditional Jump Instructions
- Expanded Set of Move Instructions
- Linear Addressing
- 1 Kbyte of On-Chip RAM
- External Memory Space (Code/Data) Programmable from 64 kilobytes to 256 kilobytes
- TSC87251G2D: 32 kilobytes of On-Chip EPROM/OTPROM
- SINGLE PULSE Programming Algorithm
- TSC83251G2D: 32 kilobytes of On-Chip Masked ROM
- TSC80251G2D: ROMless Version
- Four 8-bit Parallel I/O Ports (Ports 0, 1, 2 and 3 of the Standard 80C51)
- Serial I/O Port: Full Duplex UART (80C51 Compatible) With Independent Baud Rate Generator
- SSLC: Synchronous Serial Link Controller
- TWI Multi-master Protocol
- $\mu$ Wire and SPI Master and Slave Protocols
- Three 16-bit Timers/Counters (Timers 0, 1 and 2 of the Standard 80C51)
- EWC: Event and Waveform Controller
- Compatible with Intel's Programmable Counter Array (PCA)
- Common 16-bit Timer/Counter Reference with Four Possible Clock Sources (Fosc/4, Fosc/12, Timer 1 and External Input)
- Five Modules, Each with Four Programmable Modes:
- 16-bit Software Timer/Counter
- 16-bit Timer/Counter Capture Input and Software Pulse Measurement
- High-speed Output and 16-bit Software Pulse Width Modulation (PWM)
- 8-bit Hardware PWM Without Overhead
- 16-bit Watchdog Timer/Counter Capability
- Secure 14-bit Hardware Watchdog Timer
- Power Management
- Power-On Reset (Integrated on the Chip)
- Power-Off Flag (Cold and Warm Resets)
- Software Programmable System Clock
- Idle Mode
- Power-down Mode
- Keyboard Interrupt Interface on Port 1
- Non Maskable Interrupt Input (NMI)
- Real-Time Wait States Inputs (WAIT\#IAWAIT\#)
- ONCE Mode and Full Speed Real-time In-circuit Emulation Support (Third Party Vendors)
- High Speed Versions:
-4.5 V to 5.5 V
- 16 MHz and 24 MHz
- Typical Operating Current: 35 mA at 24 MHz

24 mA at 16 MHz

- Typical Power-down Current: $2 \mu \mathrm{~A}$
- Low Voltage Version:
- 2.7V to 5.5V
- 16 MHz
- Typical Operating Current:11 mA at 3V
- Typical Power-down Current: $1 \mu \mathrm{~A}$
- Temperature Ranges: Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$, Industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, Automotive $\left(\left(-40^{\circ} \mathrm{C}\right.\right.$ to $\left.+85^{\circ} \mathrm{C}\right) \mathrm{ROM}$ only)
- Option: Extended Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- Packages: PDIL 40, PLCC 44 and VQFP 44
- Options: Known Good Dice and Ceramic Packages


## Description

The TSC80251G2D products are derivatives of the Atmel Microcontroller family based on the 8/16-bit C251 Architecture. This family of products is tailored to 8/16-bit microcontroller applications requiring an increased instruction throughput, a reduced operating frequency or a larger addressable memory space. The architecture can provide a significant code size reduction when compiling $C$ programs while fully preserving the legacy of C51 assembly routines.

The TSC80251G2D derivatives are pin and software compatible with standard 80C51/Fx/Rx/Rx+ with extended on-chip data memory (1 Kbyte RAM) and up to 256 kilobytes of external code and data. Additionally, the TSC83251G2D and TSC87251G2D provide on-chip code memory: 32 kilobytes ROM and 32 kilobytes EPROM/OTPROM respectively.
They provide transparent enhancements to Intel's $8 x C 251$ Sx family with an additional Synchronous Serial Link Controller (SSLC supporting TWI, $\mu$ Wire and SPI protocols), a Keyboard interrupt interface, a dedicated Baud Rate Generator for UART, and Power Management features.
TSC80251G2D derivatives are optimized for speed and for low power consumption on a wide voltage range.
Note: 1. This Datasheet provides the technical description of the TSC80251G2D derivatives. For further information on the device usage, please request the TSC80251 Programmer's Guide and the TSC80251G1D Design Guide and errata sheet.

## Typical Applications

- ISDN Terminals
- High-Speed Modems
- PABX (SOHO)
- Line Cards
- DVD ROM and Players
- Printers
- Plotters
- Scanners
- Banking Machines
- Barcode Readers
- Smart Cards Readers
- High-End Digital Monitors
- High-End Joysticks
- High-end TV's


## Block Diagram



## Pin Description

## Pinout

Figure 1. TSC80251G2D 40-pin DIP package

| P1.0/T2 1 | $1 \bullet$ - | 40 | $\square \mathrm{VDD}$ |
| :---: | :---: | :---: | :---: |
| P1.1/T2EX 2 | 2 | 39 | P0.0/ADO |
| P1.2/ECI 3 | 3 | 38 | P0.1/AD1 |
| P1.3/CEX0-4 | 4 | 37 | P0.2/AD2 |
| P1.4/CEX1/SS\# - 5 | 5 | 36 | P0.3/AD3 |
| P1.5/CEX2/MISO 6 | 6 | 35 | P0.4/AD4 |
| P1.6/CEX3/SCL/SCK/WAIT\# [7 | 7 | 34 | P0.5/AD5 |
| P1.7/A17/CEX4/SDA/MOSI/WCLK ${ }^{\text {[ }} 8$ | 8 | 33 | P0.6/AD6 |
| RST 9 | 9 | 32 | P0.7/AD7 |
| P3.0/RXD 10 | 10 TSC80251G2D | 31 | $\square E A \#$ VPP |
| P3.1/TXD 1 | 11 TSC80251G2D | 30 | ALE/PROG\# |
| P3.2/INTO\# 12 | 12 | 29 | $\square$ PSEN\# |
| P3.3/INT1\# [1 | 13 | 28 | P2.7/A15 |
| P3.4/T0 1 | 14 | 27 | P2.6/A14 |
| P3.5/T1 - 1 | 15 | 26 | P2.5/A13 |
| P3.6/WR\# 1 | 16 | 25 | $\square \mathrm{P} 2.4 / \mathrm{A} 12$ |
| P3.7/A16/RD\# ${ }^{\text {d }}$ | 17 | 24 | P2.3/A11 |
| XTAL2 ${ }^{\text {- }}$ | 18 | 23 | P2.2/A10 |
| XTAL1 1 | 19 | 22 | P2.1/A9 |
| vss 2 | 20 | 21 | P2.0/A8 |

Figure 2. TSC80251G2D 44-pin PLCC Package


Figure 3. TSC80251G2D 44-pin VQFP Package


Table 1. TSC80251G2D Pin Assignment

| DIP | PLCC | VQFP | Name | DIP | PLCC | VQFP | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 39 | VSS1 |  | 23 | 17 | VSS2 |
| 1 | 2 | 40 | P1.0/T2 | 21 | 24 | 18 | P2.0/A8 |
| 2 | 3 | 41 | P1.1/T2EX | 22 | 25 | 19 | P2.1/A9 |
| 3 | 4 | 42 | P1.2/ECI | 23 | 26 | 20 | P2.2/A10 |
| 4 | 5 | 43 | P1.3/CEX0 | 24 | 27 | 21 | P2.3/A11 |
| 5 | 6 | 44 | P1.4/CEX1/SS\# | 25 | 28 | 22 | P2.4/A12 |
| 6 | 7 | 1 | P1.5/CEX2/MISO | 26 | 29 | 23 | P2.5/A13 |
| 7 | 8 | 2 | P1.6/CEX3/SCL/SCK/WAIT\# | 27 | 30 | 24 | P2.6/A14 |
| 8 | 9 | 3 | P1.7/A17/CEX4/SDA/MOSI/WCLK | 28 | 31 | 25 | P2.7/A15 |
| 9 | 10 | 4 | RST | 29 | 32 | 26 | PSEN\# |
| 10 | 11 | 5 | P3.0/RXD | 30 | 33 | 27 | ALE/PROG\# |
|  | 12 | 6 | AWAIT\# |  | 34 | 28 | NMI |
| 11 | 13 | 7 | P3.1/TXD | 31 | 35 | 29 | EA\#/VPP |
| 12 | 14 | 8 | P3.2/INT0\# | 32 | 36 | 30 | P0.7/AD7 |
| 13 | 15 | 9 | P3.3/INT1\# | 33 | 37 | 31 | P0.6/AD6 |
| 14 | 16 | 10 | P3.4/T0 | 34 | 38 | 32 | P0.5/AD5 |
| 15 | 17 | 11 | P3.5/T1 | 35 | 39 | 33 | P0.4/AD4 |
| 16 | 18 | 12 | P3.6/WR\# | 36 | 40 | 34 | P0.3/AD3 |
| 17 | 19 | 13 | P3.7/A16/RD\# | 37 | 41 | 35 | P0.2/AD2 |
| 18 | 20 | 14 | XTAL2 | 38 | 42 | 36 | P0.1/AD1 |
| 19 | 21 | 15 | XTAL1 | 39 | 43 | 37 | P0.0/AD0 |
| 20 | 22 | 16 | VSS | 40 | 44 | 38 | VDD |

## Signals

Table 2. Product Name Signal Description

| Signal Name | Type | Description | Alternate Function |
| :---: | :---: | :---: | :---: |
| A17 | 0 | $18^{\text {th }}$ Address Bit <br> Output to memory as 18th external address bit (A17) in extended bus applications, depending on the values of bits RD0 and RD1 in UCONFIG0 byte (see Table 13, Page 20). | P1.7 |
| A16 | 0 | $17^{\text {th }}$ Address Bit <br> Output to memory as 17th external address bit (A16) in extended bus applications, depending on the values of bits RD0 and RD1 in UCONFIG0 byte (see Table 13, Page 20). | P3.7 |
| A15:8 ${ }^{(1)}$ | 0 | Address Lines <br> Upper address lines for the external bus. | P2.7:0 |
| AD7:0 ${ }^{(1)}$ | I/O | Address/Data Lines <br> Multiplexed lower address lines and data for the external memory. | P0.7:0 |
| ALE | 0 | Address Latch Enable <br> ALE signals the start of an external bus cycle and indicates that valid address information are available on lines A16/A17 and A7:0. An external latch can use ALE to demultiplex the address from address/data bus. | - |
| AWAIT\# | 1 | Real-time Asynchronous Wait States Input <br> When this pin is active (low level), the memory cycle is stretched until it becomes high. When using the Product Name as a pin-for-pin replacement for a $8 \times C 51$ product, AWAIT\# can be unconnected without loss of compatibility or power consumption increase (on-chip pull-up). Not available on DIP package. | - |
| CEX4:0 | I/O | PCA Input/Output pins CEXx are input signals for the PCA capture mode and output signals for the PCA compare and PWM modes. | P1.7:3 |
| EA\# | 1 | External Access Enable <br> EA\# directs program memory accesses to on-chip or off-chip code memory. <br> For EA\# = 0, all program memory accesses are off-chip. <br> For EA\# = 1, an access is on-chip ROM if the address is within the range of the on-chip ROM; otherwise the access is off-chip. The value of EA\# is latched at reset. <br> For devices without ROM on-chip, EA\# must be strapped to ground. | - |
| ECI | 0 | PCA External Clock input ECI is the external clock input to the 16 -bit PCA timer. | P1.2 |
| MISO | 1/O | SPI Master Input Slave Output line <br> When SPI is in master mode, MISO receives data from the slave peripheral. When SPI is in slave mode, MISO outputs data to the master controller. | P1.5 |
| MOSI | 1/O | SPI Master Output Slave Input line <br> When SPI is in master mode, MOSI outputs data to the slave peripheral. When SPI is in slave mode, MOSI receives data from the master controller. | P1.7 |
| INT1:0\# | 1 | External Interrupts 0 and 1 <br> INT1\#/INT0\# inputs set IE1:0 in the TCON register. If bits IT1:0 in the TCON register are set, bits IE1:0 are set by a falling edge on INT1\#/INT0\#. If bits IT1:0 are cleared, bits IE1:0 are set by a low level on INT1\#/INT0\#. | P3.3:2 |

Table 2. Product Name Signal Description (Continued)

| Signal Name | Type | Description | Alternate Function |
| :---: | :---: | :---: | :---: |
| NMI | 1 | Non Maskable Interrupt <br> Holding this pin high for 24 oscillator periods triggers an interrupt. When using the Product Name as a pin-for-pin replacement for a 8 xC 51 product, NMI can be unconnected without loss of compatibility or power consumption increase (on-chip pull-down). <br> Not available on DIP package. | - |
| P0.0:7 | I/O | Port 0 <br> P0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1 s written to them float and can be used as high impedance inputs. To avoid any paraitic current consumption, Floating P0 inputs must be polarized to $V_{D D}$ or $V_{S S}$. | AD7:0 |
| P1.0:7 | I/O | Port 1 <br> P1 is an 8-bit bidirectional I/O port with internal pull-ups. P1 provides interrupt capability for a keyboard interface. | - |
| P2.0:7 | I/O | Port 2 <br> P2 is an 8-bit bidirectional I/O port with internal pull-ups. | A15:8 |
| P3.0:7 | I/O | Port 3 <br> P3 is an 8-bit bidirectional I/O port with internal pull-ups. | - |
| PROG\# | 1 | Programming Pulse input <br> The programming pulse is applied to this input for programming the on-chip EPROM/OTPROM. | - |
| PSEN\# | 0 | Program Store Enable/Read signal output PSEN\# is asserted for a memory address range that depends on bits RD0 and RD1 in UCONFIG0 byte (see ). | - |
| RD\# | 0 | Read or $\mathbf{1 7}^{\text {th }}$ Address Bit (A16) <br> Read signal output to external data memory depending on the values of bits RD0 and RD1 in UCONFIG0 byte (see Table 13, Page 20). | P3.7 |
| RST | 1 | Reset input to the chip <br> Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The Port pins are driven to their reset conditions when a voltage greater than $\mathrm{V}_{\mathrm{IH} 1}$ is applied, whether or not the oscillator is running. This pin has an internal pull-down resistor which allows the device to be reset by connecting a capacitor between this pin and VDD. <br> Asserting RST when the chip is in Idle mode or Power-Down mode returns the chip to normal operation. | - |
| RXD | I/O | Receive Serial Data RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3. | P3.0 |
| SCL | I/O | TWI Serial Clock <br> When TWI controller is in master mode, SCL outputs the serial clock to slave peripherals. When TWI controller is in slave mode, SCL receives clock from the master controller. | P1.6 |
| SCK | I/O | SPI Serial Clock <br> When SPI is in master mode, SCK outputs clock to the slave peripheral. When SPI is in slave mode, SCK receives clock from the master controller. | P1.6 |
| SDA | I/O | TWI Serial Data SDA is the bidirectional TWI data line. | P1.7 |
| SS\# | 1 | SPI Slave Select Input <br> When in Slave mode, SS\# enables the slave mode. | P1.4 |

Table 2. Product Name Signal Description (Continued)

| Signal Name | Type | Description | Alternate Function |
| :---: | :---: | :---: | :---: |
| T1:0 | I/O | Timer 1:0 External Clock Inputs <br> When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count. | - |
| T2 | I/O | Timer 2 Clock Input/Output <br> For the timer 2 capture mode, T2 is the external clock input. For the Timer 2 clock-out mode, T2 is the clock output. | P1.0 |
| T2EX | 1 | Timer 2 External Input <br> In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-reload mode, a falling edge causes the timer 2 register to be reloaded. In the up-down counter mode, this signal determines the count direction: $1=$ up, $0=$ down. | P1.1 |
| TXD | 0 | Transmit Serial Data <br> TXD outputs the shift clock in serial I/O mode 0 and transmits data in serial I/O modes 1, 2 and 3. | P3.1 |
| VDD | PWR | Digital Supply Voltage Connect this pin to +5 V or +3 V supply voltage. | - |
| VPP | 1 | Programming Supply Voltage <br> The programming supply voltage is applied to this input for programming the on-chip EPROM/OTPROM. | - |
| VSS | GND | Circuit Ground Connect this pin to ground. | - |
| VSS1 | GND | Secondary Ground 1 <br> This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the TSC80251G2D as a pin-for-pin replacement for a $8 x C 51$ product, VSS1 can be unconnected without loss of compatibility. Not available on DIP package. | - |
| VSS2 | GND | Secondary Ground 2 <br> This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the TSC80251G2D as a pin-for-pin replacement for a 8 xC 51 product, VSS2 can be unconnected without loss of compatibility. Not available on DIP package. | - |
| WAIT\# | 1 | Real-time Synchronous Wait States Input The real-time WAIT\# input is enabled by setting RTWE bit in WCON (S:A7h). During bus cycles, the external memory system can signal 'system ready' to the microcontroller in real time by controlling the WAIT\# input signal. | P1.6 |
| WCLK | 0 | Wait Clock Output <br> The real-time WCLK output is enabled by setting RTWCE bit in WCON (S:A7h). When enabled, the WCLK output produces a square wave signal with a period of one half the oscillator frequency. | P1.7 |
| WR\# | 0 | Write <br> Write signal output to external memory. | P3.6 |
| XTAL1 | 1 | Input to the on-chip inverting oscillator amplifier <br> To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, its output is connected to this pin. XTAL1 is the clock source for internal timing. | - |

Table 2. Product Name Signal Description (Continued)

| Signal <br> Name | Type | Description | Alternate <br> Function |
| :---: | :---: | :--- | :---: |
| XTAL2 | O | Output of the on-chip inverting oscillator amplifier <br> To use the internal oscillator, a crystal/resonator circuit is connected to this <br> pin. If an external oscillator is used, leave XTAL2 unconnected. | - |

Note: The description of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the Non-Page mode chip configuration. If the chip is configured in Page mode operation, port 0 carries the lower address bits (A7:0) while port 2 carries the upper address bits (A15:8) and the data (D7:0).

## Address Spaces

Program/Code Memory

The TSC80251G2D derivatives implement four different address spaces:

- On-chip ROM program/code memory (not present in ROMless devices)
- On-chip RAM data memory
- Special Function Registers (SFRs)
- Configuration array

The TSC83251G2D and TSC87251G2D implement 32 KB of on-chip program/code memory. Figure 4 shows the split of the internal and external program/code memory spaces. If EA\# is tied to a high level, the 32-Kbyte on-chip program memory is mapped in the lower part of segment FF: where the C251 core jumps after reset. The rest of the program/code memory space is mapped to the external memory. If EA\# is tied to a low level, the internal program/code memory is not used and all the accesses are directed to the external memory.

The TSC83251G2D products provide the internal program/code memory in a masked ROM memory while the TSC87251G2D products provide it in an EPROM memory. For the TSC80251G2D products, there is no internal program/code memory and EA\# must be tied to a low level.

Figure 4. Program/Code Memory Mapping


Note: $\quad$ Special care should be taken when the Program Counter (PC) increments:
If the program executes exclusively from on-chip code memory (not from external memory), beware of executing code from the upper eight bytes of the on-chip ROM (FF:7FF8h-FF:7FFFh). Because of its pipeline capability, the TSC80251G2D derivative may attempt to prefetch code from external memory (at an address above FF:7FFFh) and thereby disrupt I/O Ports 0 and 2. Fetching code constants from these 8 bytes does not affect Ports 0 and 2.
When PC reaches the end of segment FF:, it loops to the reset address FF:0000h (for
compatibility with the C51 Architecture). When PC increments beyond the end of segment FE:, it continues at the reset address FF:0000h (linearity). When PC increments beyond the end of segment 01:, it loops to the beginning of segment 00: (this prevents from its going into the reserved area).

## Data Memory

The TSC80251G2D derivatives implement 1 Kbyte of on-chip data RAM. Figure 5 shows the split of the internal and external data memory spaces. This memory is mapped in the data space just over the 32 bytes of registers area (see TSC80251 Programmers' Guide). Hence, the part of the on-chip RAM located from 20 h to FFh is bit addressable. This on-chip RAM is not accessible through the program/code memory space.

For faster computation with the on-chip ROM/EPROM code of the TSC83251G2D/TSC87251G2D, its upper 16 KB are also mapped in the upper part of the region 00: if the On-Chip Code Memory Map configuration bit is cleared (EMAP\# bit in UCONFIG1 byte, see Figure ). However, if EA\# is tied to a low level, the TSC80251G2D derivative is running as a ROMless product and the code is actually fetched in the corresponding external memory (i.e. the upper 16 KB of the lower 32 KB of the segment FF:). If EMAP\# bit is set, the on-chip ROM is not accessible through the region 00:.

All the accesses to the portion of the data space with no on-chip memory mapped onto are redirected to the external memory.

Figure 5. Data Memory Mapping
Data External Memory Space

Data Segments
On-chip ROM/EPROM
Code Memory


## Special Function Registers

The Special Function Registers (SFRs) of the TSC80251G2D derivatives fall into the categories detailed in Table 1 to Table 9.

SFRs are placed in a reserved on-chip memory region S: which is not represented in the data memory mapping (Figure 5). The relative addresses within S: of these SFRs are provided together with their reset values in Table. They are upward compatible with the SFRs of the standard 80C51 and the Intel's 80C251Sx family. In this table, the C251 core registers are identified by Note 1 and are described in the TSC80251 Programmer's Guide. The other SFRs are described in the TSC80251G1D Design Guide. All the SFRs are bit-addressable using the C251 instruction set.
Table 1. C251 Core SFRs

| Mnemonic | Name |
| :--- | :--- |
| ACC $^{(1)}$ | Accumulator |
| $B^{(1)}$ | B Register |
| PSW | Program Status Word |
| PSW1 | Program Status Word 1 |
| SP $^{(1)}$ | Stack Pointer - LSB of SPX |


| Mnemonic | Name |
| :--- | :--- |
| SPH $^{(1)}$ | Stack Pointer High - MSB of <br> SPX |
| DPL $^{(1)}$ | Data Pointer Low byte - LSB of <br> DPTR |
| DPH $^{(1)}$ | Data Pointer High byte - MSB <br> of DPTR |
| DPXL $^{(1)}$ | Data Pointer Extended Low <br> byte of DPX - Region number |

Note: 1. These SFRs can also be accessed by their corresponding registers in the register file.
Table 2. I/O Port SFRs

| Mnemonic | Name |
| :---: | :---: |
| P0 | Port 0 |
| P1 | Port 1 |


| Mnemonic | Name |
| :---: | :---: |
| P2 | Port 2 |
| P3 | Port 3 |

Table 3. Timers SFRs

| Mnemonic | Name |
| :---: | :--- |
| TL0 | Timer/Counter 0 Low <br> Byte |
| TH0 | Timer/Counter 0 High <br> Byte |
| TL1 | Timer/Counter 1 Low <br> Byte |
| TH1 | Timer/Counter 1 High <br> Byte |
| TL2 | Timer/Counter 2 Low <br> Byte |
| TH2 | Timer/Counter 2 High <br> Byte |
| TCON | Timer/Counter 0 and 1 <br> Control |

$\left.\begin{array}{|c|l|}\hline \text { Mnemonic } & \text { Name } \\ \hline \text { TMOD } & \begin{array}{l}\text { Timer/Counter 0 and 1 } \\ \text { Modes }\end{array} \\ \hline \text { T2CON } & \begin{array}{l}\text { Timer/Counter 2 } \\ \text { Control }\end{array} \\ \hline \text { T2MOD } & \text { Timer/Counter 2 Mode } \\ \hline \text { RCAP2L } & \begin{array}{l}\text { Timer/Counter 2 } \\ \text { Reload/Capture Low } \\ \text { Byte }\end{array} \\ \hline \text { RCAP2H } & \begin{array}{l}\text { Timer/Counter 2 } \\ \text { Reload/Capture High } \\ \text { Byte }\end{array} \\ \hline \text { WDTRST } & \text { WatchDog Timer Reset }\end{array}\right\}$

Table 4. Serial I/O Port SFRs

| Mnemonic | Name |
| :---: | :--- |
| SCON | Serial Control |
| SBUF | Serial Data Buffer |
| SADEN | Slave Address <br> Mask |

Table 5. SSLC SFRs

| Mnemonic | Name |
| :---: | :--- |
| SSCON | Synchronous Serial <br> control |
| SSDAT | Synchronous Serial <br> Data |
| SSCS | Synchronous Serial <br> Control and Status |


| Mnemonic | Name |
| :---: | :--- |
| SSADR | Synchronous Serial <br> Address |
| SSBR | Synchronous Serial <br> Bit Rate |

Table 6. Event Waveform Control SFRs

| Mnemonic | Name |
| :---: | :--- |
| CCON | EWC-PCA Timer/Counter Control |
| CMOD | EWC-PCA Timer/Counter Mode |
| CL | EWC-PCA Timer/Counter Low <br> Register |
| CH | EWC-PCA Timer/Counter High <br> Register |
| CCAPM0 | EWC-PCA Timer/Counter Mode 0 |
| CCAPM1 | EWC-PCA Timer/Counter Mode 1 |
| CCAPM2 | EWC-PCA Timer/Counter Mode 2 |
| CCAPM3 | EWC-PCA Timer/Counter Mode 3 |
| CCAPM4 | EWC-PCA Timer/Counter Mode 4 |


| Mnemonic | Name |
| :---: | :--- |
| CCAP0L | EWC-PCA Compare Capture <br> Module 0 Low Register |
| CCAP1L | EWC-PCA Compare Capture <br> Module 1 Low Register |
| CCAP2L | EWC-PCA Compare Capture <br> Module 2 Low Register |
| CCAP3L | EWC-PCA Compare Capture <br> Module 3 Low Register |
| CCAP4L | EWC-PCA Compare Capture <br> Module 4 Low Register |
| CCAP0H | EWC-PCA Compare Capture <br> Module 0 High Register |
| CCAP1H | EWC-PCA Compare Capture <br> Module 1 High Register |
| CCAP2H | EWC-PCA Compare Capture <br> Module 2 High Register |
| CCAP3H | EWC-PCA Compare Capture <br> Module 3 High Register |
| CCAP4H | EWC-PCA Compare Capture <br> Module 4 High Register |

Table 7. System Management SFRs

| Mnemonic | Name |
| :--- | :--- |
| PCON | Power Control |
| POWM | Power Management |


| Mnemonic | Name |
| :--- | :--- |
| CKRL | Clock Reload |
| WCON | Synchronous Real-Time Wait State <br> Control |

Table 8. Interrupt SFRs

| Mnemonic | Name |
| :--- | :--- |
| IE0 | Interrupt Enable Control 0 |
| IE1 | Interrupt Enable Control 1 |
| IPH0 | Interrupt Priority Control High 0 |


| Mnemonic | Name |
| :--- | :--- |
| IPL0 | Interrupt Priority Control Low 0 |
| IPH1 | Interrupt Priority Control High 1 |
| IPL1 | Interrupt Priority Control Low 1 |

Table 9. Keyboard Interface SFRs

| Mnemonic | Name |
| :--- | :--- |
| P1IE | Port 1 Input Interrupt Enable |
| P1F | Port 1 Flag |


| Mnemonic | Name |
| :--- | :--- |
| P1LS | Port 1 Level Selection |

Table 10. SFR Descriptions

| F8h | 0/8 | 1/9 | 2/A | 3/B | 4/C | 5/D | 6/E | 7/F | FFh |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{CH} \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { CCAPOH } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { CCAP1H } \\ & 00000000 \end{aligned}$ | $\begin{gathered} \text { CCAP2H } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { CCAP3H } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { CCAP4H } \\ 00000000 \end{gathered}$ |  |  |
| FOh | $\begin{gathered} \mathrm{B}^{(1)} \\ 00000000 \end{gathered}$ |  |  |  |  |  |  |  | F7h |
| E8h |  | $\begin{gathered} C L \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { CCAPOL } \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { CCAP1L } \\ & 00000000 \end{aligned}$ | $\begin{gathered} \text { CCAP2L } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { CCAP3L } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { CCAP4L } \\ 00000000 \end{gathered}$ |  | EFh |
| EOh | $\begin{gathered} \text { ACC }^{(1)} \\ 00000000 \end{gathered}$ |  |  |  |  |  |  |  | E7h |
| D8h | $\begin{gathered} \text { CCON } \\ 00 \times 00000 \end{gathered}$ | $\begin{gathered} \text { CMOD } \\ 00 \mathrm{XX} \times 000 \end{gathered}$ | $\begin{gathered} \text { CCAPM0 } \\ \text { X000 } 0000 \end{gathered}$ | CCAPM1 <br> X000 0000 | $\begin{gathered} \text { CCAPM2 } \\ \text { X000 } 0000 \end{gathered}$ | $\begin{gathered} \text { CCAPM3 } \\ \text { X000 } 0000 \end{gathered}$ | $\begin{gathered} \text { CCAPM4 } \\ \text { X000 } 0000 \end{gathered}$ |  | DFh |
| D0h | $\begin{gathered} P S W^{(1)} \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { PSW } 1^{(1)} \\ 00000000 \end{gathered}$ |  |  |  |  |  |  | D7h |
| C8h | $\begin{gathered} \text { T2CON } \\ 00000000 \end{gathered}$ | T2MOD XXXX XX00 | $\begin{gathered} \text { RCAP2L } \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { RCAP2H } \\ & 00000000 \end{aligned}$ | $\begin{gathered} \text { TL2 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TH2 } \\ 00000000 \end{gathered}$ |  |  | CFh |
| COh |  |  |  |  |  |  |  |  | C7h |
| B8h | $\begin{gathered} \text { IPLO } \\ \times 0000000 \end{gathered}$ | $\begin{gathered} \text { SADEN } \\ 00000000 \end{gathered}$ |  |  |  |  | $\begin{gathered} \mathrm{SPH}^{(1)} \\ 00000000 \end{gathered}$ |  | BFh |
| B0h | $\begin{gathered} \text { P3 } \\ 11111111 \end{gathered}$ | $\begin{gathered} \text { IE1 } \\ \text { XXOX XXX0 } \end{gathered}$ | $\begin{gathered} \text { IPL1 } \\ \text { XX0X XXX0 } \end{gathered}$ | $\begin{gathered} \text { IPH1 } \\ \text { XX0X XXX0 } \end{gathered}$ |  |  |  | $\begin{gathered} \text { IPH0 } \\ \times 0000000 \end{gathered}$ | B7h |
| A8h | $\begin{gathered} \text { IEO } \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { SADDR } \\ & 00000000 \end{aligned}$ |  |  |  |  |  |  | AFh |
| A0h | $\begin{gathered} \text { P2 } \\ 11111111 \end{gathered}$ |  |  |  |  |  | WDTRST 11111111 | $\begin{gathered} \text { WCON } \\ \text { XXXX XX00 } \end{gathered}$ | A7h |
| 98h | $\begin{aligned} & \text { SCON } \\ & 00000000 \end{aligned}$ | $\begin{gathered} \text { SBUF } \\ \text { XXXX XXXX } \end{gathered}$ | $\begin{gathered} B R L \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { BDRCON } \\ & \text { XXX0 } 0000 \end{aligned}$ | $\begin{gathered} \text { P1LS } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { P1IE } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { P1F } \\ 00000000 \end{gathered}$ |  | 9Fh |
| 90h | $\begin{gathered} \text { P1 } \\ 11111111 \end{gathered}$ |  | $\begin{gathered} \text { SSBR } \\ 00000000 \end{gathered}$ | $\mathrm{SSCON}^{(2)}$ | SSCS ${ }^{(3)}$ | $\begin{gathered} \text { SSDAT } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { SSADR } \\ 00000000 \end{gathered}$ |  | 97h |
| 88h | $\begin{gathered} \text { TCON } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TMOD } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TLO } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TL1 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TH0 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TH1 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { CKRL } \\ 00001000 \end{gathered}$ | POWM 0XXX XXXX | 8Fh |
| 80h | $\begin{gathered} \text { PO } \\ 11111111 \end{gathered}$ | $\begin{gathered} S P^{(1)} \\ 00000111 \end{gathered}$ | $\begin{gathered} D P L^{(1)} \\ 00000000 \end{gathered}$ | $\begin{gathered} \mathrm{DPH}^{(1)} \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { DPXL }{ }^{(1)} \\ 00000001 \end{gathered}$ |  |  | $\begin{gathered} \text { PCON } \\ 00000000 \end{gathered}$ | 87h |
|  | 0/8 | 1/9 | 2/A | 3/B | 4/C | 5/D | 6/E | 7/F |  |

## $\square$ Reserved

Notes: 1. These registers are described in the TSC80251 Programmer's Guide (C251 core registers).
2. In TWI and SPI modes, SSCON is splitted in two separate registers. SSCON reset value is 00000000 in TWI mode and 00000100 in SPI mode.
3. In read and write modes, SSCS is splitted in two separate registers. SSCS reset value is 11111000 in read mode and 0000 0000 in write mode.

## Configuration Bytes

The TSC80251G2D derivatives provide user design flexibility by configuring certain operating features at device reset. These features fall into the following categories:

- external memory interface (Page mode, address bits, programmed wait states and the address range for RD\#, WR\#, and PSEN\#)
- source mode/binary mode opcodes
- selection of bytes stored on the stack by an interrupt
- mapping of the upper portion of on-chip code memory to region 00:

Two user configuration bytes UCONFIG0 (see Table 11) and UCONFIG1 (see Table 12) provide the information.

When EA\# is tied to a low level, the configuration bytes are fetched from the external address space. The TSC80251G2D derivatives reserve the top eight bytes of the memory address space (FF:FFF8h-FF:FFFFh) for an external 8-byte configuration array. Only two bytes are actually used: UCONFIG0 at FF:FFF8h and UCONFIG1 at FF:FFF9h.

For the mask ROM devices, configuration information is stored in on-chip memory (see ROM Verifying). When EA\# is tied to a high level, the configuration information is retrieved from the on-chip memory instead of the external address space and there is no restriction in the usage of the external memory.

Table 11. Configuration Byte 0 UCONFIG0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | WSA1\# | WSA0\# | XALE\# | RD1 | RDO | PAGE\# | SRC |
| Bit Number | Bit Mnemonic | Description |  |  |  |  |  |
| 7 | - | Reserved <br> Set this bit when writing to UCONFIG0. |  |  |  |  |  |
| 6 | WSA1\# | Wait State A bits <br> Select the number of wait states for RD\#, WR\# and PSEN\# signals for external memory accesses (all regions except 01:). |  |  |  |  |  |
| 5 | WSAO\# |  |  |  |  |  |  |
| 4 | XALE\# | Extend ALE bit <br> Clear to extend the duration of the ALE pulse from $T_{\text {osc }}$ to $3 \cdot T_{\text {osc }}$. Set to minimize the duration of the ALE pulse to $1 \cdot \mathrm{~T}_{\text {osc }}$. |  |  |  |  |  |
| 3 | RD1 | Memory Signal Select bits <br> Specify a 18 -bit, 17 -bit or 16 -bit external address bus and the usage of RD\#, WR\# and PSEN\# signals (see Table 13). |  |  |  |  |  |
| 2 | RD0 |  |  |  |  |  |  |
| 1 | PAGE\# | Page Mode Select bit ${ }^{(1)}$ <br> Clear to select the faster Page mode with A15:8/D7:0 on Port 2 and A7:0 on Port 0. <br> Set to select the non-Page mode ${ }^{(2)}$ with A15:8 on Port 2 and A7:0/D7:0 on Port 0. |  |  |  |  |  |
| 0 | SRC | Source Mode/Binary Mode Select bit Clear to select the binary mode. Set to select the source mode. |  |  |  |  |  |

Notes: 1. UCONFIGO is fetched twice so it can be properly read both in Page or Non-Page modes. If P2.1 is cleared during the first data fetch, a Page mode configuration is used, otherwise the subsequent fetches are performed in Non-Page mode.
2. This selection provides compatibility with the standard 80C51 hardware which is multiplexing the address LSB and the data on Port 0.

Table 12. Configuration Byte 1 UCONFIG1

| 7 | 6 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSIZE | - - | INTR | WSB | WSB1\# | WSB0\# | EMAP\# |
| Bit Number | Bit Mnemonic | Description |  |  |  |  |
| 7 | $\begin{gathered} \text { CSIZE } \\ \text { TSC87251G2D } \end{gathered}$ | On-Chip Code Memory Size bit ${ }^{(1)}$ <br> Clear to select 16 KB of on-chip code memory (TSC87251G1D product). <br> Set to select 32 KB of on-chip code memory (TSC87251G2D product). |  |  |  |  |
|  | $\begin{aligned} & \text { TSC80251G2D } \\ & \text { TSC83251G2D } \end{aligned}$ | Reserved <br> Set this bit when writing to UCONFIG1. |  |  |  |  |
| 6 | - | Reserved <br> Set this bit when writing to UCONFIG1. |  |  |  |  |
| 5 | - | Reserved <br> Set this bit when writing to UCONFIG1. |  |  |  |  |
| 4 | INTR | Interrupt Mode bit ${ }^{(2)}$ <br> Clear so that the interrupts push two bytes onto the stack (the two lower bytes of the PC register). <br> Set so that the interrupts push four bytes onto the stack (the three bytes of the PC register and the PSW1 register). |  |  |  |  |
| 3 | WSB | Wait State B bit ${ }^{(3)}$ <br> Clear to generate one wait state for memory region 01:. Set for no wait states for memory region 01:. |  |  |  |  |
| 2 | WSB1\# | Wait State B bits Select the number of wait states for RD\#, WR\# and PSEN\# signals for |  |  |  |  |
| 1 | WSB0\# | external memory accesses (only region 01:). |  |  |  |  |
| 0 | EMAP\# | On-Chip Code Memory Map bit <br> Clear to map the upper 16 KB of on-chip code memory (at FF:4000hFF:7FFFh) to the data space (at 00:C000h-00:FFFFh). <br> Set not to map the upper 16 KB of on-chip code memory (at FF:4000hFF:7FFFh) to the data space. |  |  |  |  |

Notes: 1. The CSIZE is only available on EPROM/OTPROM products.
2. Two or four bytes are transparently popped according to INTR when using the RETI instruction. INTR must be set if interrupts are used with code executing outside region FF:
3. Use only for Step A compatibility; set this bit when WSB1:0\# are used.

Configuration Byte 1
Table 13. Address Ranges and Usage of RD\#, WR\# and PSEN\# Signals

| RD1 | RD0 | P1.7 | P3.7/RD\# | PSEN\# | WR\# | External <br> Memory |
| :---: | :---: | :---: | :--- | :--- | :--- | :---: |
| 0 | 0 | A17 | A16 | Read signal for all <br> external memory <br> locations | Write signal for all <br> external memory <br> locations | 256 KB |
| 0 | 1 | I/O pin | A16 | Read signal for all <br> external memory <br> locations | Write signal for all <br> external memory <br> locations | 128 KB |
| 1 | 0 | I/O pin | I/O pin | Read signal for all <br> external memory <br> locations | Write signal for all <br> external memory <br> locations | 64 KB |
| 1 | 1 | I/O pin | Read <br> signal for <br> regions 00: <br> and 01: | Read signal for <br> regions FE: and FF: | Write signal for all <br> external memory <br> locations | $2 \times 64 \mathrm{~KB}^{(1)}$ |

Notes: 1. This selection provides compatibility with the standard 80C51 hardware which has separate external memory spaces for data and code.

## Instruction Set Summary

## Notation for Instruction Operands

This section contains tables that summarize the instruction set. For each instruction there is a short description, its length in bytes, and its execution time in states (one state time is equal to two system clock cycles). There are two concurrent processes limiting the effective instruction throughput:

- Instruction Fetch
- Instruction Execution

Table 20 to Table 32 assume code executing from on-chip memory, then the CPU is fetching 16 -bit at a time and this is never limiting the execution speed.

If the code is fetched from external memory, a pre-fetch queue will store instructions ahead of execution to optimize the memory bandwidth usage when slower instructions are executed. However, the effective speed may be limited depending on the average size of instructions (for the considered section of the program flow). The maximum average instruction throughput is provided by Table 14 depending on the external memory configuration (from Page Mode to Non-Page Mode and the maximum number of wait states). If the average size of instructions is not an integer, the maximum effective throughput is found by pondering the number of states for the neighbor integer values.

Table 14. Minimum Number of States per Instruction for given Average Sizes

| Average size <br> of Instructions <br> (bytes) | Page Mode <br> (states) | 0 Wait <br> State | 1 Wait <br> State | 2 Wait States | 3 Wait States | 4 Wait States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 |
| 2 | 2 | 4 | 6 | 8 | 10 | 12 |
| 3 | 3 | 6 | 9 | 12 | 15 | 18 |
| 4 | 4 | 8 | 12 | 16 | 20 | 24 |
| 5 | 5 | 10 | 15 | 20 | 25 | 30 |

If the average execution time of the considered instructions is larger than the number of states given by Table 14, this larger value will prevail as the limiting factor. Otherwise, the value from Table 14 must be taken. This is providing a fair estimation of the execution speed but only the actual code execution can provide the final value.

Table 15 to Table 19 provide notation for Instruction Operands.

Table 15. Notation for Direct Addressing

| Direct <br> Address | Description | C251 | C51 |
| :--- | :--- | :---: | :---: |
| dir8 | A direct 8-bit address. This can be a memory address (00h-7Fh) or a <br> SFR address (80h-FFh). It is a byte (default), word or double word <br> depending on the other operand. | 3 | 3 |
| dir16 | A 16-bit memory address (00:0000h-00:FFFFh) used in direct <br> addressing. | 3 | - |

Table 16. Notation for Immediate Addressing

| Immediate <br> Address | Description | C251 | C51 |
| :--- | :--- | :---: | :---: |
| \#data | An 8-bit constant that is immediately addressed in an instruction | 3 | 3 |
| \#data16 | A 16-bit constant that is immediately addressed in an instruction | 3 | - |
| \#0data16 <br> \#1data16 | A 32-bit constant that is immediately addressed in an instruction. The <br> upper word is filled with zeros (\#0data16) or ones (\#1data16). | 3 | - |
| \#short | A constant, equal to 1, 2, or 4, that is immediately addressed in an <br> instruction. | 3 | - |

Table 17. Notation for Bit Addressing

| Direct <br> Address | Description | C251 | C51 |
| :--- | :--- | :---: | :---: |
| bit51 | A directly addressed bit (bit number = 00h-FFh) in memory or an <br> SFR. Bits 00h-7Fh are the 128 bits in byte locations 20h-2Fh in the <br> on-chip RAM. Bits 80h-FFh are the 128 bits in the 16 SFRs with <br> addresses that end in Oh or 8h, S:80h, S:88h, S:90h,... S:F0h, <br> S:F8h. | - | 3 |
| bit | A directly addressed bit in memory locations 00:0020h-00:007Fh or <br> in any defined SFR. | 3 |  |

Table 18. Notation for Destination in Control Instructions

| Direct <br> Address | Description | C251 | C51 |
| :--- | :--- | :---: | :---: |
| rel | A signed (two's complement) 8-bit relative address. The destination <br> is -128 to +127 bytes relative to the next instruction's first byte. | 3 | 3 |
| addr11 | An 11-bit target address. The target is in the same 2-Kbyte block of <br> memory as the next instruction's first byte. | - | 3 |
| addr16 | A 16-bit target address. The target can be anywhere within the same <br> 64-Kbyte region as the next instruction's first byte. | - | 3 |
| addr24 | A 24-bit target address. The target can be anywhere within the 16- <br> Mbyte address space. | 3 | - |

Table 19. Notation for Register Operands

| Register | Description | C251 | C51 |
| :---: | :---: | :---: | :---: |
| at Ri | A memory location (00h-FFh) addressed indirectly via byte registers R0 or R1 | - | 3 |
| $\begin{aligned} & \mathrm{Rn} \\ & \mathrm{n} \end{aligned}$ | Byte register R0-R7 of the currently selected register bank Byte register index: $\mathrm{n}=0-7$ | - | 3 |
| Rm <br> Rmd <br> Rms <br> m, md, ms | Byte register R0-R15 of the currently selected register file <br> Destination register <br> Source register <br> Byte register index: $\mathrm{m}, \mathrm{md}, \mathrm{ms}=0-15$ | 3 | - |
| WRj <br> WRjd <br> WRjs <br> at WRj <br> at WRj +dis16 <br> j, jd, js | Word register WR0, WR2, ..., WR30 of the currently selected register file <br> Destination register <br> Source register <br> A memory location (00:0000h-00:FFFFh) addressed indirectly through word register WRO-WR30, is the target address for jump instructions. <br> A memory location (00:0000h-00:FFFFh) addressed indirectly through word register (WRO-WR30) +16 -bit signed (two's complement) displacement value <br> Word register index: j, jd, js = 0-30 | 3 | - |
| DRk <br> DRkd <br> DRks <br> at DRk <br> at DRk +dis 16 <br> k, kd, ks | Dword register DR0, DR4, ..., DR28, DR56, DR60 of the currently selected register file <br> Destination register <br> Source register <br> A memory location (00:0000h-FF:FFFFh) addressed indirectly through dword register DRO-DR28, DR56 and DR60, is the target address for jump instruction <br> A memory location (00:0000h-FF:FFFFh) addressed indirectly through dword register (DR0-DR28, DR56, DR60) + 16-bit (two's complement) signed displacement value <br> Dword register index: k , kd , $\mathrm{ks}=0,4,8 . . ., 28,56,60$ | 3 | - |

Size and Execution Time for Instruction Families

Table 20. Summary of Add and Subtract Instructions
AddADD <dest>, <src>dest opnd $\leftarrow$ dest opnd + src opnd
SubtractSUB <dest>, <src>dest opnd $\leftarrow$ dest opnd - src opnd
Add with CarryADDC <dest>, <src>(A) $\leftarrow(A)+$ src opnd $+(C Y)$
Subtract with BorrowSUBB <dest>, <src>(A) $\leftarrow(A)$ - src opnd - (CY)

| Mnemonic | <dest>, <src>(1) | Comments | Binary Mode |  | Source Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bytes | States | Bytes | States |
| ADD | A, Rn | Register to ACC | 1 | 1 | 2 | 2 |
|  | A, dir8 | Direct address to ACC | 2 | $1^{(2)}$ | 2 | $1^{(2)}$ |
|  | A, at Ri | Indirect address to ACC | 1 | 2 | 2 | 3 |
|  | A, \#data | Immediate data to ACC | 2 | 1 | 2 | 1 |
| ADD/SUB | Rmd, Rms | Byte register to/from byte register | 3 | 2 | 2 | 1 |
|  | WRjd, WRjs | Word register to/from word register | 3 | 3 | 2 | 2 |
|  | DRkd, DRks | Dword register to/from dword register | 3 | 5 | 2 | 4 |
|  | Rm, \#data | Immediate 8-bit data to/from byte register | 4 | 3 | 3 | 2 |
|  | WRj, \#data16 | Immediate 16-bit data to/from word register | 5 | 4 | 4 | 3 |
|  | DRk, \#Odata16 | 16-bit unsigned immediate data to/from dword register | 5 | 6 | 4 | 5 |
|  | Rm, dir8 | Direct address (on-chip RAM or SFR) to/from byte register | 4 | $3^{(2)}$ | 3 | $2^{(2)}$ |
|  | WRj, dir8 | Direct address (on-chip RAM or SFR) to/from word register | 4 | 4 | 3 | 3 |
|  | Rm, dir16 | Direct address (64K) to/from byte register | 5 | $3^{(3)}$ | 4 | $2^{(3)}$ |
|  | WRj, dir16 | Direct address (64K) to/from word register | 5 | $4^{(4)}$ | 4 | $3^{(4)}$ |
|  | Rm, at WRj | Indirect address (64K) to/from byte register | 4 | $3^{(3)}$ | 3 | $2^{(3)}$ |
|  | Rm, at DRk | Indirect address (16M) to/from byte register | 4 | $4^{(3)}$ | 3 | $3^{(3)}$ |
| ADDC/SU BB | A, Rn | Register to/from ACC with carry | 1 | 1 | 2 | 2 |
|  | A, dir8 | Direct address (on-chip RAM or SFR) to/from ACC with carry | 2 | $1^{(2)}$ | 2 | $1^{(2)}$ |
|  | A, at Ri | Indirect address to/from ACC with carry | 1 | 2 | 2 | 3 |
|  | A, \#data | Immediate data to/from ACC with carry | 2 | 1 | 2 | 1 |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
3. If this instruction addresses external memory location, add $\mathrm{N}+2$ to the number of states ( N : number of wait states).
4. If this instruction addresses external memory location, add $2(\mathrm{~N}+2)$ to the number of states ( N : number of wait states).

Table 21. Summary of Increment and Decrement Instructions

| IncrementINC <dest>dest opnd $\leftarrow$ dest opnd +1 <br> IncrementINC <dest>, <src>dest opnd $\leftarrow$ dest opnd + src opnd <br> DecrementDEC <dest>dest opnd $\leftarrow$ dest opnd - 1 <br> DecrementDEC <dest>, <src>dest opnd $\leftarrow$ dest opnd - src opnd |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | $\begin{aligned} & \text { <dest> } \\ & \text { <src> } \end{aligned}$ | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| $\begin{aligned} & \text { INC } \\ & \text { DEC } \end{aligned}$ | A | ACC by 1 | 1 | 1 | 1 | 1 |
|  | Rn | Register by 1 | 1 | 1 | 2 | 2 |
|  | dir8 | Direct address (on-chip RAM or SFR) by 1 | 2 | $2^{(2)}$ | 2 | $2^{(2)}$ |
|  | at Ri | Indirect address by 1 | 1 | 3 | 2 | 4 |
| INC DEC | Rm, \#short | Byte register by 1,2 , or 4 | 3 | 2 | 2 | 1 |
|  | WRj, \#short | Word register by 1,2 , or 4 | 3 | 2 | 2 | 1 |
| INC | DRk, \#short | Double word register by 1,2 , or 4 | 3 | 4 | 2 | 3 |
| DEC | DRk, \#short | Double word register by 1,2 , or 4 | 3 | 5 | 2 | 4 |
| INC | DPTR | Data pointer by 1 | 1 | 1 | 1 | 1 |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 2 to the number of states. Add 3 if it addresses a Peripheral SFR.

25

Table 22. Summary of Compare Instructions

| CompareCMP <dest>, <src>dest opnd - src opnd |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | <dest>, <src> ${ }^{(2)}$ | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| CMP | Rmd, Rms | Register with register | 3 | 2 | 2 | 1 |
|  | WRjd, WRjs | Word register with word register | 3 | 3 | 2 | 2 |
|  | DRkd, DRks | Dword register with dword register | 3 | 5 | 2 | 4 |
|  | Rm, \#data | Register with immediate data | 4 | 3 | 3 | 2 |
|  | WRj, <br> \#data16 | Word register with immediate 16-bit data | 5 | 4 | 4 | 3 |
|  | DRk, \#0data16 | Dword register with zero-extended 16-bit immediate data | 5 | 6 | 4 | 5 |
|  | DRk, <br> \#1data16 | Dword register with one-extended 16-bit immediate data | 5 | 6 | 4 | 5 |
|  | Rm, dir8 | Direct address (on-chip RAM or SFR) with byte register | 4 | $3^{(1)}$ | 3 | $2^{(1)}$ |
|  | WRj, dir8 | Direct address (on-chip RAM or SFR) with word register | 4 | 4 | 3 | 3 |
|  | Rm, dir16 | Direct address (64K) with byte register | 5 | $3^{(2)}$ | 4 | $2^{(2)}$ |
|  | WRj, dir16 | Direct address (64K) with word register | 5 | $4^{(3)}$ | 4 | $3^{(3)}$ |
|  | Rm, at WRj | Indirect address (64K) with byte register | 4 | $3^{(2)}$ | 3 | $2^{(2)}$ |
|  | Rm, at DRk | Indirect address (16M) with byte register | 4 | $4^{(2)}$ | 3 | $3^{(2)}$ |

Notes: 1. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
2. If this instruction addresses external memory location, add $\mathrm{N}+2$ to the number of states ( N : number of wait states).
3. If this instruction addresses external memory location, add $2(N+2)$ to the number of states ( N : number of wait states).

Logical AND ${ }^{(1)}$ ANL <dest>, <src>dest opnd $\leftarrow$ dest opnd $\Lambda$ src opnd
Logical OR ${ }^{(1)}$ ORL <dest>, <src>dest opnd $\leftarrow$ dest opnd $\varsigma$ src opnd
Logical Exclusive OR ${ }^{(1)}$ XRL <dest>, <src>dest opnd $\leftarrow$ dest opnd $\forall$ src opnd
Clear ${ }^{(1)}$ CLR A $(\mathrm{A}) \leftarrow 0$
Complement ${ }^{(1)} \mathrm{CPL} A(A) \leftarrow \varnothing(A)$
Rotate LeftRL A $(A)_{n+1} \leftarrow(A)_{n}, n=0 . .6$
$(\mathrm{A})_{0} \leftarrow(\mathrm{~A})_{7}$
Rotate Left CarryRLC A $(A)_{n+1} \leftarrow(A)_{n}, n=0 . .6$
$(\mathrm{CY}) \leftarrow(\mathrm{A})_{7}$
$(\mathrm{~A})_{0} \leftarrow(\mathrm{CY})$
Rotate RightRR $A(A)_{n-1} \leftarrow(A)_{n}, n=7 . .1$
$(\mathrm{A})_{7} \leftarrow(\mathrm{~A})_{0}$
Rotate Right CarryRRC $A(A)_{n-1} \leftarrow(A)_{n}, n=7 . .1$
$(C Y) \leftarrow(A)_{0}$
$(\mathrm{A})_{7} \leftarrow(\mathrm{CY})$

| Mnemonic | <dest>, <src> ${ }^{(1)}$ | Comments | Binary Mode |  | Source Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bytes | States | Bytes | States |
| ANL <br> ORL <br> XRL | A, Rn | register to ACC | 1 | 1 | 2 | 2 |
|  | A, dir8 | Direct address (on-chip RAM or SFR) to ACC | 2 | $1^{(3)}$ | 2 | $1^{(3)}$ |
|  | A, at Ri | Indirect address to ACC | 1 | 2 | 2 | 3 |
|  | A, \#data | Immediate data to ACC | 2 | 1 | 2 | 1 |
|  | dir8, A | ACC to direct address | 2 | $2^{(4)}$ | 2 | $2^{(4)}$ |
|  | dir8, \#data | Immediate 8-bit data to direct address | 3 | $3^{(4)}$ | 3 | $3^{(4)}$ |
|  | Rmd, Rms | Byte register to byte register | 3 | 2 | 2 | 1 |
|  | WRjd, WRjs | Word register to word register | 3 | 3 | 2 | 2 |
|  | Rm, \#data | Immediate 8-bit data to byte register | 4 | 3 | 3 | 2 |
|  | WRj, \#data16 | Immediate 16-bit data to word register | 5 | 4 | 4 | 3 |
|  | Rm, dir8 | Direct address (on-chip RAM or SFR) to byte register | 4 | $3^{(3)}$ | 3 | $2^{(3)}$ |
|  | WRj, dir8 | Direct address (on-chip RAM or SFR) to word register | 4 | 4 | 3 | 3 |
|  | Rm, dir16 | Direct address (64K) to byte register | 5 | $3^{(5)}$ | 4 | $2^{(5)}$ |
|  | WRj, dir16 | Direct address (64K) to word register | 5 | $4^{(6)}$ | 4 | $3^{(6)}$ |
|  | Rm, at WRj | Indirect address (64K) to byte register | 4 | $3^{(5)}$ | 3 | $2^{(5)}$ |
|  | Rm, at DRk | Indirect address (16M) to byte register | 4 | $4^{(5)}$ | 3 | $3^{(5)}$ |
| CLR | A | Clear ACC | 1 | 1 | 1 | 1 |
| CPL | A | Complement ACC | 1 | 1 | 1 | 1 |
| RL | A | Rotate ACC left | 1 | 1 | 1 | 1 |
| RLC | A | Rotate ACC left through CY | 1 | 1 | 1 | 1 |
| RR | A | Rotate ACC right | 1 | 1 | 1 | 1 |
| RRC | A | Rotate ACC right through CY | 1 | 1 | 1 | 1 |

Notes: 1. Logical instructions that affect a bit are in Table 27.
2. A shaded cell denotes an instruction in the C51 Architecture.
3. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
4. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 2 to the number of states. Add 3 if it addresses a Peripheral SFR.
5. If this instruction addresses external memory location, add $\mathrm{N}+2$ to the number of states ( N : number of wait states).
6. If this instruction addresses external memory location, add $2(N+2)$ to the number of states ( N : number of wait states).

Table 23. Summary of Logical Instructions (2/2)

| ```Shift Left LogicalSLL <dest><dest> \({ }_{0} \leftarrow 0\) <dest> \({ }_{n+1} \leftarrow\) <dest \(>_{n}, \mathrm{n}=0 . . \mathrm{msb}-1\) (CY) \(\leftarrow\langle\text { dest }\rangle_{\text {msb }}\)``````<dest \(\rangle_{\mathrm{n}-1} \leftarrow<\) dest \(_{\mathrm{n}}, \mathrm{n}=\) msb.. 1 (CY) \(\leftarrow<\) dest \(\rangle_{0}\) Shift Right LogicalSRL <dest><dest> msb \(^{\text {}}\) \(\leftarrow 0\) <dest \(\rangle_{n-1} \leftarrow<\) dest \(\rangle_{n}, \mathrm{n}=\mathrm{msb} . .1\) (CY) \(\leftarrow\) <dest \(>_{0}\)```SwapSWAP AA 3:0 $\quad \mathrm{A}_{7: 4}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | <dest>, <src> ${ }^{(1)}$ | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| SLL | Rm | Shift byte register left through the MSB | 3 | 2 | 2 | 1 |
|  | WRj | Shift word register left through the MSB | 3 | 2 | 2 | 1 |
| SRA | Rm | Shift byte register right | 3 | 2 | 2 | 1 |
|  | WRj | Shift word register right | 3 | 2 | 2 | 1 |
| SRL | Rm | Shift byte register left | 3 | 2 | 2 | 1 |
|  | WRj | Shift word register left | 3 | 2 | 2 | 1 |
| SWAP | A | Swap nibbles within ACC | 1 | 2 | 1 | 2 |

Note: 1. A shaded cell denotes an instruction in the C51 Architecture.

Table 24. Summary of Multiply, Divide and Decimal-adjust Instructions

| MultiplyMUL $\mathrm{AB}(\mathrm{B}: A) \leftarrow(\mathrm{A}) \times(\mathrm{B})$MUL <dest>, <src>extended dest opnd $\leftarrow$ dest opnd $\times$ src opnd |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| DivideDIV $\mathrm{AB}(\mathrm{A}) \leftarrow$ Quotient $((\mathrm{A}) /(\mathrm{B}))$ <br> (B) $\leftarrow$ Remainder ( $(\mathrm{A}) /(\mathrm{B}))$ |  |  |  |  |  |  |
| DivideDIV <dest>, <src>ext. dest opnd high $\leftarrow$ Quotient (dest opnd/src opnd) ext. dest opnd low $\leftarrow$ Remainder (dest opnd/src opnd) |  |  |  |  |  |  |
| ```Decimal-adjust ACCDA AIF [[(A) \(\left.\left.)_{3: 0}>9\right] \vee[(A C)=1]\right]\) for Addition (BCD) THEN \((A)_{3: 0} \leftarrow(A)_{3: 0}+6\) laffects \(C Y ;\) IF \(\left[\left[(A)_{7: 4}>9\right] \vee[(C Y)=1]\right]\) \(\operatorname{THEN}(\mathrm{A})_{7: 4} \leftarrow(\mathrm{~A})_{7: 4}+6\)``` |  |  |  |  |  |  |
| Mnemonic | <dest>, <br> <src>(1) | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| MUL | AB | Multiply A and B | 1 | 5 | 1 | 5 |
|  | Rmd, Rms | Multiply byte register and byte register | 3 | 6 | 2 | 5 |
|  | WRjd, WRjs | Multiply word register and word register | 3 | 12 | 2 | 11 |
| DIV | AB | Divide $A$ and $B$ | 1 | 10 | 1 | 10 |
|  | Rmd, Rms | Divide byte register and byte register | 3 | 11 | 2 | 10 |
|  | WRjd, WRjs | Divide word register and word register | 3 | 21 | 2 | 20 |
| DA | A | Decimal adjust ACC | 1 | 1 | 1 | 1 |

Note: 1. A shaded cell denotes an instruction in the C51 Architecture.

Table 25. Summary of Move Instructions ( $1 / 3$ )
Move to High wordMOVH <dest>, <src>dest opnd ${ }_{31: 16} \leftarrow$ src opnd
Move with Sign extensionMOVS <dest>, <src>dest opnd $\leftarrow$ src opnd with sign extend
Move with Zero extensionMOVZ <dest>, <src>dest opnd $\leftarrow$ src opnd with zero extend
Move CodeMOVC A, <src>(A) $\leftarrow$ src opnd
Move eXtendedMOVX <dest>, <src>dest opnd $\leftarrow$ src opnd

| Mnemonic | <dest>, <src>(2) | Comments | Binary Mode |  | Source Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bytes | States | Bytes | States |
| MOVH | DRk, \#data16 | 16-bit immediate data into upper word of dword register | 5 | 3 | 4 | 2 |
| MOVS | WRj, Rm | Byte register to word register with sign extension | 3 | 2 | 2 | 1 |
| MOVZ | WRj, Rm | Byte register to word register with zeros extension | 3 | 2 | 2 | 1 |
| MOVC | A, at A + DPTR | Code byte relative to DPTR to ACC | 1 | $6^{(3)}$ | 1 | $6^{(3)}$ |
|  | A, at $\mathrm{A}+\mathrm{PC}$ | Code byte relative to PC to ACC | 1 | $6^{(3)}$ | 1 | $6^{(3)}$ |
| MOVX | A, at Ri | Extended memory (8-bit address) to $\mathrm{ACC}^{(2)}$ | 1 | 4 | 1 | 5 |
|  | A, at DPTR | Extended memory (16-bit address) to ACC ${ }^{(2)}$ | 1 | $3^{(4)}$ | 1 | $3^{(4)}$ |
|  | at Ri, A | ACC to extended memory (8-bit address) ${ }^{(2)}$ | 1 | 4 | 1 | 4 |
|  | at DPTR, A | ACC to extended memory (16-bit address) ${ }^{(2)}$ | 1 | $4^{(3)}$ | 1 | $4^{(3)}$ |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. Extended memory addressed is in the region specified by DPXL (reset value $=01 \mathrm{~h}$ ).
3. If this instruction addresses external memory location, add $\mathrm{N}+1$ to the number of states ( N : number of wait states).
4. If this instruction addresses external memory location, add $\mathrm{N}+2$ to the number of states ( N : number of wait states).

Table 26. Summary of Move Instructions (2/3)

| Move ${ }^{(1)} \mathrm{MOV}$ <dest>, <src>dest opnd $\leftarrow$ src opnd |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | $\begin{aligned} & \text { <dest>> } \\ & \text { <src>(2) } \end{aligned}$ | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| MOV | A, Rn | Register to ACC | 1 | 1 | 2 | 2 |
|  | A, dir8 | Direct address (on-chip RAM or SFR) to ACC | 2 | $1^{(3)}$ | 2 | $1^{(3)}$ |
|  | A, at Ri | Indirect address to ACC | 1 | 2 | 2 | 3 |
|  | A, \#data | Immediate data to ACC | 2 | 1 | 2 | 1 |
|  | Rn, A | ACC to register | 1 | 1 | 2 | 2 |
|  | Rn, dir8 | Direct address (on-chip RAM or SFR) to register | 2 | $1^{(3)}$ | 3 | $2^{(3)}$ |
|  | Rn, \#data | Immediate data to register | 2 | 1 | 3 | 2 |
|  | dir8, A | ACC to direct address (on-chip RAM or SFR) | 2 | $2^{(3)}$ | 2 | $2^{(3)}$ |
|  | dir8, Rn | Register to direct address (on-chip RAM or SFR) | 2 | $2^{(3)}$ | 3 | $3^{(3)}$ |
|  | dir8, dir8 | Direct address to direct address (onchip RAM or SFR) | 3 | $3^{(4)}$ | 3 | $3^{(4)}$ |
|  | dir8, at Ri | Indirect address to direct address (onchip RAM or SFR) | 2 | $3^{(3)}$ | 3 | $4^{(3)}$ |
|  | dir8, \#data | Immediate data to direct address (onchip RAM or SFR) | 3 | $3^{(3)}$ | 3 | $3^{(3)}$ |
|  | at Ri, A | ACC to indirect address | 1 | 3 | 2 | 4 |
|  | at Ri, dir8 | Direct address (on-chip RAM or SFR) to indirect address | 2 | $3^{(3)}$ | 3 | $4^{(3)}$ |
|  | at Ri, \#data | Immediate data to indirect address | 2 | 3 | 3 | 4 |
|  | DPTR, <br> \#data16 | Load Data Pointer with a 16-bit constant | 3 | 2 | 3 | 2 |

Notes: 1. Instructions that move bits are in Table 27.
2. Move instructions from the C51 Architecture.
3. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
4. Apply note 3 for each dir8 operand.

| Move ${ }^{(1)} \mathrm{MOV}$ <dest>, <src>dest opnd $\leftarrow$ src opnd |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | <dest>, <src> ${ }^{(1)}$ | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| MOV | Rmd, Rms | Byte register to byte register | 3 | 2 | 2 | 1 |
| MOV | WRjd, WRjs | Word register to word register | 3 | 2 | 2 | 1 |
| MOV | DRkd, DRks | Dword register to dword register | 3 | 3 | 2 | 2 |
| MOV | Rm, \#data | Immediate 8-bit data to byte register | 4 | 3 | 3 | 2 |
| MOV | WRj, \#data16 | Immediate 16-bit data to word register | 5 | 3 | 4 | 2 |
| MOV | DRk, \#0data 16 | zero-ext 16bit immediate data to dword register | 5 | 5 | 4 | 4 |
| MOV | DRk, \#1data 16 | one-ext 16bit immediate data to dword register | 5 | 5 | 4 | 4 |
| MOV | Rm, dir8 | Direct address (on-chip RAM or SFR) to byte register | 4 | $3^{(3)}$ | 3 | $2^{(3)}$ |
| MOV | WRj, dir8 | Direct address (on-chip RAM or SFR) to word register | 4 | 4 | 3 | 3 |
| MOV | DRk, dir8 | Direct address (on-chip RAM or SFR) to dword register | 4 | 6 | 3 | 5 |
| MOV | Rm, dir16 | Direct address (64K) to byte register | 5 | $3^{(4)}$ | 4 | $2^{(4)}$ |
| MOV | WRj, dir16 | Direct address (64K) to word register | 5 | $4^{(5)}$ | 4 | $3^{(5)}$ |
| MOV | DRk, dir16 | Direct address (64K) to dword register | 5 | $6^{(6)}$ | 4 | $5^{(6)}$ |
| MOV | Rm, at WRj | Indirect address (64K) to byte register | 4 | $3^{(4)}$ | 3 | $2^{(4)}$ |
| MOV | Rm, at DRk | Indirect address (16M) to byte register | 4 | $4^{(4)}$ | 3 | $3^{(4)}$ |
| MOV | WRjd, at WRjs | Indirect address (64K) to word register | 4 | $4^{(5)}$ | 3 | $3^{(5)}$ |
| MOV | WRj, at DRk | Indirect address (16M) to word register | 4 | $5^{(5)}$ | 3 | $4^{(5)}$ |
| MOV | dir8, Rm | Byte register to direct address (on-chip RAM or SFR) | 4 | $4^{(3)}$ | 3 | $3^{(3)}$ |
| MOV | dir8, WRj | Word register to direct address (on-chip RAM or SFR) | 4 | 5 | 3 | 4 |
| MOV | dir8, DRk | Dword register to direct address (on-chip RAM or SFR) | 4 | 7 | 3 | 6 |
| MOV | dir16, Rm | Byte register to direct address (64K) | 5 | $4^{(4)}$ | 4 | $3^{(4)}$ |
| MOV | dir16, WRj | Word register to direct address (64K) | 5 | $5^{(5)}$ | 4 | $4^{(5)}$ |
| MOV | dir16, DRk | Dword register to direct address (64K) | 5 | $7^{(6)}$ | 4 | $6^{(6)}$ |
| MOV | at WRj, Rm | Byte register to indirect address (64K) | 4 | $4^{(4)}$ | 3 | $3^{(4)}$ |
| MOV | at DRk, Rm | Byte register to indirect address (16M) | 4 | $5^{(4)}$ | 3 | $4^{(4)}$ |
| MOV | at WRjd, WRjs | Word register to indirect address (64K) | 4 | $5^{(5)}$ | 3 | $4^{(5)}$ |
| MOV | at DRk, WRj | Word register to indirect address (16M) | 4 | $6^{(5)}$ | 3 | $5^{(5)}$ |
| MOV | $\begin{aligned} & \text { Rm, at WRj } \\ & \text { +dis16 } \end{aligned}$ | Indirect with 16-bit displacement (64K) to byte register | 5 | $6^{(4)}$ | 4 | $5^{(4)}$ |
| MOV | WRj, at WRj +dis16 | Indirect with 16-bit displacement (64K) to word register | 5 | $7^{(5)}$ | 4 | $6^{(5)}$ |
| MOV | Rm, at DRk +dis24 | Indirect with 16-bit displacement (16M) to byte register | 5 | $7^{(4)}$ | 4 | $6^{(4)}$ |

## 32 <br> AT/TSC8x251G2D

| MOV | WRj, at WRj <br> dis24 | Indirect with 16-bit displacement (16M) to word register | 5 | $8^{(5)}$ | 4 | $7^{(5)}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| MOV | at WRj +dis16, <br> $R m$ | Byte register to indirect with 16-bit displacement (64K) | 5 | $6^{(4)}$ | 4 | $5^{(4)}$ |
| MOV | at WRj +dis16, <br> WRj | Word register to indirect with 16-bit displacement (64K) | 5 | $7^{(5)}$ | 4 | $6^{(5)}$ |
| MOV | at DRk +dis24, <br> Rm | Byte register to indirect with 16-bit displacement (16M) | 5 | $7^{(4)}$ | 4 | $6^{(4)}$ |
| MOV | at DRk +dis24, <br> WRj | Word register to indirect with 16-bit displacement (16M) | 5 | $8^{(5)}$ | 4 | $7^{(5)}$ |

Notes: 1. Instructions that move bits are in Table 27.
2. Move instructions unique to the C251 Architecture.
3. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
4. If this instruction addresses external memory location, add $\mathrm{N}+2$ to the number of states ( N : number of wait states).
5. If this instruction addresses external memory location, add $2(\mathrm{~N}+1)$ to the number of states ( N : number of wait states).
6. If this instruction addresses external memory location, add $4(N+2)$ to the number of states ( $N$ : number of wait states).

Table 27. Summary of Bit Instructions

| Clear BitCLR <dest>dest opnd $\leftarrow 0$ <br> Set BitSETB <dest>dest opnd $\leftarrow 1$ <br> Complement BitCPL <dest>dest opnd $\leftarrow \varnothing$ bit <br> AND Carry with BitANL CY, <src>(CY) $\leftarrow(C Y) \wedge$ src opnd <br> AND Carry with Complement of BitANL CY, $/<\operatorname{src}>(C Y) \leftarrow(C Y) \wedge \varnothing$ src opnd <br> OR Carry with BitORL CY, <src>(CY) $\leftarrow(\mathrm{CY}) \vee$ src opnd <br> OR Carry with Complement of BitORL CY, $/<$ src $>(\mathrm{CY}) \leftarrow(\mathrm{CY}) \vee \varnothing$ src opnd <br> Move Bit to CarryMOV CY, <src>(CY) $\leftarrow$ src opnd <br> Move Bit from CarryMOV <dest>, CYdest opnd $\leftarrow$ (CY) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | $\begin{aligned} & \text { <dest> } \\ & \text { <src> } \end{aligned}$ | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| CLR | CY | Clear carry | 1 | 1 | 1 | 1 |
|  | bit51 | Clear direct bit | 2 | $2^{(3)}$ | 2 | $2^{(3)}$ |
|  | bit | Clear direct bit | 4 | $4^{(3)}$ | 3 | $3^{(3)}$ |
| SETB | CY | Set carry | 1 | 1 | 1 | 1 |
|  | bit51 | Set direct bit | 2 | $2^{(3)}$ | 2 | $2^{(3)}$ |
|  | bit | Set direct bit | 4 | $4^{(3)}$ | 3 | $3^{(3)}$ |
| CPL | CY | Complement carry | 1 | 1 | 1 | 1 |
|  | bit51 | Complement direct bit | 2 | $2^{(3)}$ | 2 | $2^{(3)}$ |
|  | bit | Complement direct bit | 4 | $4^{(3)}$ | 3 | $3^{(3)}$ |
| ANL | CY, bit51 | And direct bit to carry | 2 | $1^{(2)}$ | 2 | $1^{(2)}$ |
|  | CY, bit | And direct bit to carry | 4 | $3^{(2)}$ | 3 | $2^{(2)}$ |
|  | CY, /bit51 | And complemented direct bit to carry | 2 | $1^{(2)}$ | 2 | $1^{(2)}$ |
|  | CY, /bit | And complemented direct bit to carry | 4 | $3^{(2)}$ | 3 | $2^{(2)}$ |
| ORL | CY, bit51 | Or direct bit to carry | 2 | $1^{(2)}$ | 2 | $1^{(2)}$ |
|  | CY, bit | Or direct bit to carry | 4 | $3^{(2)}$ | 3 | $2^{(2)}$ |
|  | CY, /bit51 | Or complemented direct bit to carry | 2 | $1^{(2)}$ | 2 | $1^{(2)}$ |
|  | CY, /bit | Or complemented direct bit to carry | 4 | $3^{(2)}$ | 3 | $2^{(2)}$ |
| MOV | CY, bit51 | Move direct bit to carry | 2 | $1^{(2)}$ | 2 | $1^{(2)}$ |
|  | CY, bit | Move direct bit to carry | 4 | $3^{(2)}$ | 3 | $2^{(2)}$ |
|  | bit51, CY | Move carry to direct bit | 2 | $2^{(3)}$ | 2 | $2^{(3)}$ |
|  | bit, CY | Move carry to direct bit | 4 | $4^{(3)}$ | 3 | $3^{(3)}$ |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
3. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 2 to the number of states. Add 3 if it addresses a Peripheral SFR.

Table 28. Summary of Exchange, Push and Pop Instructions

| $\begin{aligned} & \text { Exchange bytesXCH A, <src>(A) } \leftrightarrow \text { src opnd } \\ & \text { Exchange DigitXCHD } A,<\operatorname{src}>(A)_{3: 0} \leftrightarrow \operatorname{src} \text { opnd }{ }_{3: 0} \\ & \text { PushPUSH }<\operatorname{src}>(S P) \leftarrow(S P)+1 ;((S P)) \leftarrow \text { src opnd; } \\ & \quad(S P) \leftarrow(S P)+\text { size }(\text { src opnd })-1 \\ & \text { PopPOP }<\text { dest }>(S P) \leftarrow(S P)-\text { size (dest opnd })+1 \text {; } \\ & \text { dest opnd } \leftarrow((S P)) ;(S P) \leftarrow(S P)-1 \end{aligned}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | <dest>, <br> <src>(1) | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| XCH | A, Rn | ACC and register | 1 | 3 | 2 | 4 |
|  | A, dir8 | ACC and direct address (on-chip RAM or SFR) | 2 | $3^{(3)}$ | 2 | $3^{(3)}$ |
|  | A, at Ri | ACC and indirect address | 1 | 4 | 2 | 5 |
| XCHD | A, at Ri | ACC low nibble and indirect address (256 bytes) | 1 | 4 | 2 | 5 |
| PUSH | dir8 | Push direct address onto stack | 2 | $2^{(2)}$ | 2 | $2^{(2)}$ |
|  | \#data | Push immediate data onto stack | 4 | 4 | 3 | 3 |
|  | \#data16 | Push 16-bit immediate data onto stack | 5 | 5 | 4 | 5 |
|  | Rm | Push byte register onto stack | 3 | 4 | 2 | 3 |
|  | WRj | Push word register onto stack | 3 | 5 | 2 | 4 |
|  | DRk | Push double word register onto stack | 3 | 9 | 2 | 8 |
| POP | dir8 | Pop direct address (on-chip RAM or SFR) from stack | 2 | $3^{(2)}$ | 2 | $3^{(2)}$ |
|  | Rm | Pop byte register from stack | 3 | 3 | 2 | 2 |
|  | WRj | Pop word register from stack | 3 | 5 | 2 | 4 |
|  | DRk | Pop double word register from stack | 3 | 9 | 2 | 8 |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
3. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 2 to the number of states. Add 3 if it addresses a Peripheral SFR.

Table 29. Summary of Conditional Jump Instructions (1/2)

| Jump conditional on statusJcc rel $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ size (instr); IF [cc] THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | <dest>, <br> <src>(1) | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| JC | rel | Jump if carry | 2 | $1 / 4^{(3)}$ | 2 | $1 / 4^{(3)}$ |
| JNC | rel | Jump if not carry | 2 | $1 / 4^{(3)}$ | 2 | $1 / 4{ }^{(3)}$ |
| JE | rel | Jump if equal | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4{ }^{(3)}$ |
| JNE | rel | Jump if not equal | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4{ }^{(3)}$ |
| JG | rel | Jump if greater than | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4^{(3)}$ |
| JLE | rel | Jump if less than, or equal | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4^{(3)}$ |
| JSL | rel | Jump if less than (signed) | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4{ }^{(3)}$ |
| JSLE | rel | Jump if less than, or equal (signed) | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4{ }^{(3)}$ |
| JSG | rel | Jump if greater than (signed) | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4^{(3)}$ |
| JSGE | rel | Jump if greater than or equal (signed) | 3 | $2 / 5^{(3)}$ | 2 | $1 / 4^{(3)}$ |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. States are given as jump not-taken/taken.
3. In internal execution only, add 1 to the number of states of the 'jump taken' if the destination address is internal and odd.

Table 30. Summary of Conditional Jump Instructions (2/2)

| Jump if bitJB <src>, rel(PC) $\leftarrow(P C)+$ size (instr); <br> IF [src opnd = 1] THEN $(P C) \leftarrow(P C)+$ rel |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Jump if not bitJNB <src>, rel(PC) } \leftarrow(\mathrm{PC})+\text { size (instr); } \\ & \text { IF [src opnd }=0 \text { ] THEN }(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { rel } \end{aligned}$ |  |  |  |  |  |  |
| ```Jump if bit and clearJBC <dest>, rel(PC)}\leftarrow(PC) + size (instr) IF [dest opnd = 1] THEN dest opnd }\leftarrow (PC)}\leftarrow(PC)+ re``` |  |  |  |  |  |  |
| Jump if accumulator is zeroJZ rel $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ size (instr);$\text { IF }[(A)=0] \text { THEN }(P C) \leftarrow(P C)+\text { rel }$ |  |  |  |  |  |  |
| Jump if accumulator is not zeroJNZ rel $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ size (instr);$\text { IF }[(\mathrm{A}) \neq 0] \text { THEN }(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { rel }$ |  |  |  |  |  |  |
| ```Compare and jump if not equalCJNE <src1>, <src2>, rel(PC) \(\leftarrow(\mathrm{PC})+\) size (instr); IF [src opnd1 < src opnd2] THEN (CY) \(\leftarrow 1\) IF [src opnd1 \(\geq\) src opnd2] THEN \((\mathrm{CY}) \leftarrow 0\) IF [src opnd1 \(\neq\) src opnd2] THEN \((P C) \leftarrow(\) PC \()+\) rel``` |  |  |  |  |  |  |
| Decrement and jump if not zeroDJNZ <dest>, rel $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ size (instr); dest opnd $\leftarrow$ dest opnd -1 ; IF $[\varphi(Z)]$ THEN $(P C) \leftarrow(P C)+$ rel |  |  |  |  |  |  |
| Mnemonic | <dest>, <src> ${ }^{(1)}$ | Comments | Binary Mode ${ }^{(2)}$ |  | Source Mode ${ }^{(2)}$ |  |
|  |  |  | Bytes | States | Bytes | States |
| JB | bit51, rel | Jump if direct bit is set | 3 | $2 / 5^{(3)(6)}$ | 3 | $2 / 5^{(3)(6)}$ |
|  | bit, rel | Jump if direct bit of 8-bit address location is set | 5 | $4 / 7^{(3)(6)}$ | 4 | $3 / 6^{(3)(6)}$ |
| JNB | bit51, rel | Jump if direct bit is not set | 3 | $2 / 5^{(3)(6)}$ | 3 | $2 / 5^{(3)(6)}$ |
|  | bit, rel | Jump if direct bit of 8-bit address location is not set | 5 | $4 / 7^{(3)(6)}$ | 4 | $3 / 6{ }^{(3)}$ |
| JBC | bit51, rel | Jump if direct bit is set \& clear bit | 3 | $4 / 7{ }^{(5)(6)}$ | 3 | $4 / 7^{(5)(6)}$ |
|  | bit, rel | Jump if direct bit of 8-bit address location is set and clear | 5 | $\underset{6)}{7 / 10^{(5)}}$ | 4 | 6/9 ${ }^{(5)(6)}$ |
| JZ | rel | Jump if ACC is zero | 2 | $2 / 5^{(6)}$ | 2 | $2 / 5^{(6)}$ |
| JNZ | rel | Jump if ACC is not zero | 2 | 2/5 ${ }^{(6)}$ | 2 | $2 / 5^{(6)}$ |
| CJNE | A, dir8, rel | Compare direct address to ACC and jump if not equal | 3 | $2 / 5^{(3)(6)}$ | 3 | $2 / 5^{(3)(6)}$ |
|  | A, \#data, rel | Compare immediate to ACC and jump if not equal | 3 | $2 / 5^{(6)}$ | 3 | $2 / 5^{(6)}$ |
|  | Rn, \#data, rel | Compare immediate to register and jump if not equal | 3 | $2 / 5^{(6)}$ | 4 | $3 / 6^{(6)}$ |
|  | at Ri, \#data, rel | Compare immediate to indirect and jump if not equal | 3 | $3 / 6{ }^{(6)}$ | 4 | $4 / 7^{(6)}$ |
| DJNZ | Rn, rel | Decrement register and jump if not zero | 2 | $2 / 5^{(6)}$ | 3 | $3 / 6^{(6)}$ |
|  | dir8, rel | Decrement direct address and jump if not zero | 3 | $3 / 6^{(4)(6)}$ | 3 | $3 / 6^{(4)(6)}$ |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. States are given as jump not-taken/taken.
3. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
4. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 2 to the number of states.

Add 3 if it addresses a Peripheral SFR.
5. If this instruction addresses an I/O Port ( $\mathrm{Px}, \mathrm{x}=0-3$ ), add 3 to the number of states. Add 5 if it addresses a Peripheral SFR.
6. In internal execution only, add 1 to the number of states of the 'jump taken' if the destination address is internal and odd.

Table 31. Summary of Unconditional Jump Instructions

| Absolute jumpAJMP <src>(PC) $\leftarrow(\mathrm{PC})+2$; $(\mathrm{PC})_{10: 0} \leftarrow$ src opnd <br> Extended jumpEJMP <src> $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ size (instr); $(\mathrm{PC})_{23: 0} \leftarrow$ src opnd <br> Long jumpLJMP <src>(PC) $\leftarrow(P C)+$ size (instr); $(P C)_{15: 0} \leftarrow$ src opnd <br> Short jumpSJMP rel $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$; $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel <br> Jump indirectJMP at A +DPTR $(\mathrm{PC})_{23: 16} \leftarrow \mathrm{FFh} ;(\mathrm{PC})_{15: 0} \leftarrow(\mathrm{~A})+(\mathrm{DPTR})$ <br> No operationNOP $(P C) \leftarrow(P C)+1$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | <dest>, <br> <src>(1) | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| AJMP | addr11 | Absolute jump | 2 | $3^{(2)(3)}$ | 2 | $3^{(2)(3)}$ |
| EJMP | addr24 | Extended jump | 5 | $6^{(2)(4)}$ | 4 | $5^{(2)(4)}$ |
|  | at DRk | Extended jump (indirect) | 3 | $7^{(2)(4)}$ | 2 | $6^{(2)(4)}$ |
| LJMP | at WRj | Long jump (indirect) | 3 | $6^{(2)(4)}$ | 2 | $5^{(2)(4)}$ |
|  | addr16 | Long jump (direct address) | 3 | $5^{(2)(4)}$ | 3 | $5^{(2)(4)}$ |
| SJMP | rel | Short jump (relative address) | 2 | $4^{(2)(4)}$ | 2 | $4^{(2)(4)}$ |
| JMP | at $\mathrm{A}+\mathrm{DPTR}$ | Jump indirect relative to the DPTR | 1 | $5^{(2)(4)}$ | 1 | $5^{(2)(4)}$ |
| NOP |  | No operation (Jump never) | 1 | 1 | 1 | 1 |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. In internal execution only, add 1 to the number of states if the destination address is internal and odd.
3. Add 2 to the number of states if the destination address is external.
4. Add 3 to the number of states if the destination address is external.

Table 32. Summary of Call and Return Instructions

| Absolute callACALL <src> $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$; push $(\mathrm{PC})_{15: 0}$; (PC) 10:0 $^{4} \leftarrow$ src opnd |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Extended callECALL <src>(PC) $\leftarrow(\mathrm{PC})+$ size (instr); push $(\mathrm{PC})_{23: 0}$; $(\mathrm{PC})_{23: 0} \leftarrow$ src opnd |  |  |  |  |  |  |
| Long callLCALL <src>(PC) $\leftarrow(\mathrm{PC})+$ size (instr); push $(\mathrm{PC})_{15: 0}$; (PC) $)_{15: 0} \leftarrow$ src opnd |  |  |  |  |  |  |
| Return from subroutineRETpop (PC) 15:0 |  |  |  |  |  |  |
| Extended return from subroutineERETpop (PC) 23:0 |  |  |  |  |  |  |
| Return from interruptRETIIF [INTR $=0$ ] THEN pop $(P C)_{15: 0}$ IF [INTR = 1] THEN pop (PC) 23:0 ; pop (PSW1) |  |  |  |  |  |  |
| $\begin{gathered} \text { Trap interrup } \\ \text { IF [INT } \\ \text { IF [INT } \end{gathered}$ | $\begin{aligned} & \operatorname{TRAP}(\mathrm{PC}) \\ & =0] \text { THE } \\ & =1] \text { THEN } \end{aligned}$ | (PC) + size (instr); <br> ph (PC) ${ }_{15: 0}$ <br> ush (PSW1); push (PC) 23:0 |  |  |  |  |
| Mnemonic | <dest>, <src>(1) | Comments | Binary Mode |  | Source Mode |  |
|  |  |  | Bytes | States | Bytes | States |
| ACALL | addr11 | Absolute subroutine call | 2 | $9^{(2)(3)}$ | 2 | $9^{(2)(3)}$ |
| ECALL | at DRk | Extended subroutine call (indirect) | 3 | $14^{(2)(3)}$ | 2 | $13^{(2)(3)}$ |
|  | addr24 | Extended subroutine call | 5 | $14^{(2)(3)}$ | 4 | $13^{(2)(3)}$ |
| LCALL | at WRj | Long subroutine call (indirect) | 3 | $10^{(2)(3)}$ | 2 | $9^{(2)(3)}$ |
|  | addr16 | Long subroutine call | 3 | $9^{(2)(3)}$ | 3 | $9^{(2)(3)}$ |
| RET |  | Return from subroutine | 1 | $7^{(2)}$ | 1 | $7{ }^{(2)}$ |
| ERET |  | Extended subroutine return | 3 | $9^{(2)}$ | 2 | $8^{(2)}$ |
| RETI |  | Return from interrupt | 1 | $7^{(2)(4)}$ | 1 | $7^{(2)(4)}$ |
| TRAP |  | Jump to the trap interrupt vector | 2 | $12^{(4)}$ | 1 | $11^{(4)}$ |

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.
2. In internal execution only, add 1 to the number of states if the destination/return address is internal and odd.
3. Add 2 to the number of states if the destination address is external.
4. Add 5 to the number of states if $\mathrm{INTR}=1$.

## Programming and Verifying Non-volatile Memory

## Internal Features

EPROM/OTPROM Devices

## Mask ROM Devices

ROMless Devices

## Security Features

The internal non-volatile memory of the TSC80251G2D derivatives contains five different areas:

- Code Memory
- Configuration Bytes
- Lock Bits
- Encryption Array
- Signature Bytes

All the internal non-volatile memory but the Signature Bytes of the TSC87251G2D products is made of EPROM cells. The Signature Bytes of the TSC87251G2D products are made of Mask ROM.

The TSC87251G2D products are programmed and verified in the same manner as Atmel's TSC87251G1A, using a SINGLE-PULSE algorithm, which programs at $V_{\mathrm{PP}}=12.75 \mathrm{~V}$ using only one $100 \mu \mathrm{~s}$ pulse per byte. This results in a programming time of less than 10 seconds for the 32 kilobytes on-chip code memory.

The EPROM of the TSC87251G2D products in Window package is erasable by UltraViolet radiation ${ }^{(1)}$ (UV). UV erasure set all the EPROM memory cells to one and allows reprogramming. The quartz window must be covered with an opaque label ${ }^{(2)}$ when the device is in operation. This is not so much to protect the EPROM array from inadvertent erasure, as to protect the RAM and other on-chip logic. Allowing light to impinge on the silicon die during device operation may cause a logical malfunction.

The TSC87251G2D products in plastic packages are One Time Programmable (OTP). An EPROM cell cannot be reset by UV once programmed to zero.
Notes: 1. The recommended erasure procedure is exposure to ultra-violet light (at $2537 \AA$ ) to an integrated dose of at least 20 W -sec/cm². Exposing the EPROM to an ultra-violet lamp of $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ rating for 30 minutes should be sufficient.
2. Erasure of the EPROM begins to occur when the chip is exposed to light wavelength shorter than $4000 \AA$. Since sunlight and fluorescent light have wavelength in this range, exposure to these light sources over an extended time ( 1 week in sunlight or 3 years in room-level fluorescent lighting) could cause inadvertent erasure.

All the internal non-volatile memory of TSC83251G2D products is made of Mask ROM cells. They can only be verified by the user, using the same algorithm as the EPROM/OTPROM devices.

The TSC80251G2D products do not include on-chip Configuration Bytes, Code Memory and Encryption Array. They only include Signature Bytes made of Mask ROM cells which can be read using the same algorithm as the EPROM/OTPROM devices.

In some microcontroller applications, it is desirable that the user's program code be secured from unauthorized access. The TSC83251G2D and TSC87251G2D offer two kinds of protection for program code stored in the on-chip array:

- Program code in the on-chip Code Memory is encrypted when read out for verification if the Encryption Array isprogrammed.
- A three-level lock bit system restricts external access to the on-chip code memory.


## Lock Bit System

## Encryption Array

The TSC87251G2D products implement 3 levels of security for User's program as described in Table 33. The TSC83251G2D products implement only the first level of security.

Level 0 is the level of an erased part and does not enable any security features.
Level 1 locks the programming of the User's internal Code Memory, the Configuration Bytes and the Encryption Array.
Level 2 locks the verifying of the User's internal Code Memory. It is always possible to verify the Configuration Bytes and the Lock Bits. It is not possible to verify the Encryption Array.
Level 3 locks the external execution.

Table 33. Lock Bits Programming

| Level | Lock bits <br> LB[2:0] | Internal <br> Execution | External <br> Execution | Verification | Programming | External <br> PROM read <br> (MOVC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 000 | Enable | Enable | Enable $^{(1)}$ | Enable | Enable $^{(2)}$ |
| 1 | 001 | Enable | Enable | Enable $^{(1)}$ | Disable | Disable |
| 2 | $01 x^{(3)}$ | Enable | Enable | Disable | Disable | Disable |
| 3 | $1 x^{(3)}$ | Enable | Disable | Disable | Disable | Disable |

Notes: 1. Returns encrypted data if Encryption Array is programmed.
2. Returns non encrypted data.
3. x means don't care. Level 2 always enables level 1, and level 3 always enables levels 1 and 2.

The security level may be verified according to Table 34.

Table 34. Lock Bits Verifying

| Level | Lock bits Data ${ }^{(1)}$ |
| :---: | :---: |
| 0 | $x x x x x 000$ |
| 1 | $x x x x x 001$ |
| 2 | $x x x x x 01 x$ |
| 3 | $x x x x \times 1 x x$ |

Note: 1. x means don't care.
The TSC83251G2D and TSC87251G2D products include a 128-byte Encryption Array located in non-volatile memory outside the memory address space. During verification of the on-chip code memory, the seven low-order address bits also address the Encryption Array. As the byte of the code memory is read, it is exclusive-NOR'ed (XNOR) with the key byte from the Encryption Array. If the Encryption Array is not programmed (still all 1s), the user program code is placed on the data bus in its original, unencrypted form. If the Encryption Array is programmed with key bytes, the user program code is encrypted and cannot be used without knowledge of the key byte sequence.

To preserve the secrecy of the encryption key byte sequence, the Encryption Array can not be verified.
Notes: 1. When a MOVC instruction is executed, the content of the ROM is not encrypted. In order to fully protect the user program code, the lock bit level 1 (see Table 33) must always be set when encryption is used.
2. If the encryption feature is implemented, the portion of the on-chip code memory that does not contain program code should be filled with "random" byte values to prevent the encryption key sequence from being revealed.

## Signature Bytes

The TSC80251G2D derivatives contain factory-programmed Signature Bytes. These bytes are located in non-volatile memory outside the memory address space at 30h, $31 \mathrm{~h}, 60 \mathrm{~h}$ and 61 h . To read the Signature Bytes, perform the procedure described in section Verify Algorithm, using the verify signature mode (see Table 37). Signature byte values are listed in Table 35.

Table 35. Signature Bytes (Electronic ID)

|  |  | Signature Address | Signature Data |
| :---: | :---: | :---: | :---: |
| Vendor | Atmel | 30h | 58h |
| Architecture | C251 | 31h | 40h |
| Memory | 32 kilobytes EPROM or OTPROM | 60h | F7h |
|  | 32 kilobytes MaskROM or ROMless |  | 77h |
| Revision | TSC80251G2D derivative | 61h | FDh |

Figure 6 shows the hardware setup needed to program the TSC87251G2D EPROM/OTPROM areas:

- The chip has to be put under reset and maintained in this state until completion of the programming sequence.
- PSEN\# and the other control signals (ALE and Port 0) have to be set to a high level.
- Then PSEN\# has to be to forced to a low level after two clock cycles or more and it has to be maintained in this state until the completion of the programming sequence (see below).
- The voltage on the EA\# pin must be set to $V_{D D}$.
- The programming mode is selected according to the code applied on Port 0 (see Table 36). It has to be applied until the completion of this programming operation.
- The programming address is applied on Ports 1 and 3 which are respectively the Most Significant Byte (MSB) and the Least Significant Byte (LSB) of the address.
- The programming data are applied on Port 2.
- The EPROM Programming is done by raising the voltage on the EA\# pin to $\mathrm{V}_{\mathrm{PP}}$, then by generating a low level pulse on ALE/PROG\# pin.
- The voltage on the EA\# pin must be lowered to $\mathrm{V}_{\mathrm{DD}}$ before completing the programming operation.
- It is possible to alternate programming and verifying operation (See Paragraph Verify Algorithm). Please make sure the voltage on the EA\# pin has actually been lowered to $\mathrm{V}_{\mathrm{DD}}$ before performing the verifying operation.
- PSEN\# and the other control signals have to be released to complete a sequence of programming operations or a sequence of programming and verifying operations.

Figure 6. Setup for Programming


Table 36. Programming Modes

| ROM Area ${ }^{(1)}$ | RST | EA\#/VPP | PSEN <br> $\#$ | ALE/PROG\#(2) | P0 | P2 | P1(MSB) P3(LSB) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| On-chip Code <br> Memory | 1 | $\mathrm{~V}_{\mathrm{PP}}$ | 0 | 1 Pulse | 68 h | Data | 16-bit Address <br> 0000h-7FFFh (32 <br> kilobytes) |
| Configuration <br> Bytes | 1 | $\mathrm{~V}_{\mathrm{PP}}$ | 0 | 1 Pulse | 69 h | Data | CONFIG0: FFF8h <br> CONFIG1: FFF9h |
| Lock Bits | 1 | $\mathrm{~V}_{\mathrm{PP}}$ | 0 | 1 Pulse | 6 Bh | X | LB0: 0001h <br> LB1: 0002h <br> LB2: 0003h |
| Encryption Array | 1 | $\mathrm{~V}_{\mathrm{PP}}$ | 0 | 1 Pulse | 6 Ch | Data | 0000h-007Fh |

Notes: 1. Signature Bytes are not user-programmable.
2. The ALE/PROG\# pulse waveform is shown in Figure 23 page 59.

## Verify Algorithm

Figure 7 shows the hardware setup needed to verify the TSC87251G2D EPROM/OTPROM or TSC83251G2D ROM areas:

- The chip has to be put under reset and maintained in this state until the completion of the verifying sequence.
- PSEN\# and the other control signals (ALE and Port 0 ) have to be set to a high level.
- Then PSEN\# has to be to forced to a low level after two clock cycles or more and it has to be maintained in this state until the completion of the verifying sequence (see below).
- The voltage on the EA\# pin must be set to $\mathrm{V}_{\mathrm{DD}}$ and ALE must be set to a high level.
- The Verifying Mode is selected according to the code applied on Port 0 . It has to be applied until the completion of this verifying operation.
- The verifying address is applied on Ports 1 and 3 which are respectively the MSB and the LSB of the address.
- Then device is driving the data on Port 2.
- It is possible to alternate programming and verification operation (see Paragraph Programming Algorithm). Please make sure the voltage on the EA\# pin has actually been lowered to $V_{D D}$ before performing the verifying operation.
- PSEN\# and the other control signals have to be released to complete a sequence of verifying operations or a sequence of programming and verifying operations.
Table 37. Verifying Modes

| ROM Area ${ }^{(1)}$ | RST | EA\#IVPP | PSEN\# | ALE/PROG\# | P0 | P2 | P1(MSB) P3(LSB) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| On-chip code <br> memory | 1 | 1 | 0 | 1 | 28 h | Data | 16-bit Address <br> 0000h-7FFFh (32 <br> kilobytes) |
| Configuration Bytes | 1 | 1 | 0 | 1 | 29 h | Data | CONFIG0: FFF8h <br> CONFIG1: FFF9h |
| Lock Bits | 1 | 1 | 0 | 1 | $2 B h$ | Data | 0000h |
| Signature Bytes | 1 | 1 | 0 | 1 | $29 h$ | Data | 0030h, 0031h, 0060h, <br> 0061 h |

Notes: 1. To preserve the secrecy of on-chip code memory when encrypted, the Encryption Array can not be verified.

Figure 7. Setup for Verifying


## AC Characteristics - Commercial \& Industrial

## AC Characteristics - External Bus Cycles

## Definition of Symbols

Timings

Table 38. External Bus Cycles Timing Symbol Definitions

| Signals |  |
| :---: | :---: |
| A | Address |
| D | Data In |
| L | ALE |
| Q | Data Out |
| R | RD\#/PSEN\# |
| W | WR\# |


| Conditions |  |
| :---: | :---: |
| $H$ | High |
| L | Low |
| V | Valid |
| X | No Longer Valid |
| $Z$ | Floating |

Test conditions: capacitive load on all pins $=50 \mathrm{pF}$.
Table 39 and Table 40 list the AC timing parameters for the TSC80251G2D derivatives with no wait states. External wait states can be added by extending PSEN\#/RD\#/WR\# and or by extending ALE. In these tables, Note 2 marks parameters affected by one ALE wait state, and Note 3 marks parameters affected by PSEN\#/RD\#/WR\# wait states.

Figure 8 to Figure 13 show the bus cycles with the timing parameters.

Table 39. Bus Cycles AC Timings; $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | 12 MHz |  | 16 MHz |  | 24 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{T}_{\text {osc }}$ | 1/F ${ }_{\text {Osc }}$ | 83 |  | 62 |  | 41 |  | ns |
| $\mathrm{T}_{\text {LHLL }}$ | ALE Pulse Width | 78 |  | 58 |  | 38 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {AVLL }}$ | Address Valid to ALE Low | 78 |  | 58 |  | 37 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {LLAX }}$ | Address hold after ALE Low | 19 |  | 11 |  | 3 |  | ns |
| $\mathrm{T}_{\text {RLRH }}{ }^{(1)}$ | RD\#/PSEN\# Pulse Width | 162 |  | 121 |  | 78 |  | $n s^{(3)}$ |
| $\mathrm{T}_{\text {WLWH }}$ | WR\# Pulse Width | 165 |  | 124 |  | 81 |  | $n s^{(3)}$ |
| $\mathrm{T}_{\text {LLRL }}{ }^{(1)}$ | ALE Low to RD\#/PSEN\# Low | 22 |  | 14 |  | 6 |  | ns |
| $\mathrm{T}_{\text {LHAX }}$ | ALE High to Address Hold | 99 |  | 70 |  | 40 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {RLDv }}{ }^{(1)}$ | RD\#/PSEN\# Low to Valid Data |  | 146 |  | 104 |  | 61 | $n s^{(3)}$ |
| $\mathrm{T}_{\text {RHDX }}{ }^{(1)}$ | Data Hold After RD\#/PSEN\# High | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{T}_{\text {RHAX }}{ }^{(1)}$ | Address Hold After RD\#/PSEN\# High | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{T}_{\text {RLAZ }}{ }^{(1)}$ | RD\#/PSEN\# Low to Address Float |  | 0 |  | 0 |  | 0 | ns |
| T RHDZ1 | Instruction Float After RD\#/PSEN\# High |  | 45 |  | 40 |  | 30 | ns |
| $\mathrm{T}_{\text {RHDZ2 }}$ | Data Float After RD\#/PSEN\# High |  | 215 |  | 165 |  | 115 | ns |
| $\mathrm{T}_{\text {RHLH1 }}$ | RD\#/PSEN\# high to ALE High (Instruction) | 49 |  | 43 |  | 31 |  | ns |
| $\mathrm{T}_{\text {RHLH2 }}$ | RD\#/PSEN\# high to ALE High (Data) | 215 |  | 169 |  | 115 |  | ns |
| $\mathrm{T}_{\text {WHLH }}$ | WR\# High to ALE High | 215 |  | 169 |  | 115 |  | ns |
| $\mathrm{T}_{\text {AVDV1 }}$ | Address (P0) Valid to Valid Data In |  | 250 |  | 175 |  | 105 | $n s^{(2)(3)}$ |
| $\mathrm{T}_{\text {AVDV2 }}$ | Address (P2) Valid to Valid Data In |  | 306 |  | 223 |  | 140 | $n s^{(2)(3)}$ |
| $\mathrm{T}_{\text {AVDV3 }}$ | Address (P0) Valid to Valid Instruction In |  | 150 |  | 109 |  | 68 | $n s^{(3)}$ |
| $\mathrm{T}_{\text {AXDX }}$ | Data Hold after Address Hold | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{T}_{\text {AVRL }}{ }^{(1)}$ | Address Valid to RD\# Low | 100 |  | 70 |  | 40 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {AVWL1 }}$ | Address (P0) Valid to WR\# Low | 100 |  | 70 |  | 40 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {AVWL2 }}$ | Address (P2) Valid to WR\# Low | 158 |  | 115 |  | 74 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {WHQX }}$ | Data Hold after WR\# High | 90 |  | 69 |  | 32 |  | ns |
| $\mathrm{T}_{\text {Qvwh }}$ | Data Valid to WR\# High | 133 |  | 102 |  | 72 |  | $n s^{(3)}$ |
| $\mathrm{T}_{\text {Whax }}$ | WR\# High to Address Hold | 167 |  | 125 |  | 84 |  | ns |

Notes: 1. Specification for PSEN\# are identical to those for RD\#.
2. If a wait state is added by extending ALE, add $2 \cdot T_{\mathrm{Osc}}$.
3. If wait states are added by extending RD\#/PSEN\#/WR\#, add $2 N \cdot T_{\text {OsC }}(N=1 . .3)$.

Table 40. Bus Cycles AC Timings; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | 12 MHz |  | 16 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Tosc | 1/Fosc | 83 |  | 62 |  | ns |
| $\mathrm{T}_{\text {LHLL }}$ | ALE Pulse Width | 72 |  | 52 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {AVLL }}$ | Address Valid to ALE Low | 71 |  | 51 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {LLAX }}$ | Address hold after ALE Low | 14 |  | 6 |  | ns |
| $\mathrm{T}_{\text {RLRH }}{ }^{(1)}$ | RD\#/PSEN\# Pulse Width | 163 |  | 121 |  | $n s^{(3)}$ |
| $\mathrm{T}_{\text {WLWH }}$ | WR\# Pulse Width | 165 |  | 124 |  | $n s^{(3)}$ |
| $\mathrm{T}_{\text {LLRL }}{ }^{(1)}$ | ALE Low to RD\#/PSEN\# Low | 17 |  | 11 |  | ns |
| $\mathrm{T}_{\text {LHAX }}$ | ALE High to Address Hold | 90 |  | 57 |  | $n s^{(2)}$ |
| $\mathrm{T}_{\text {RLDv }}{ }^{(1)}$ | RD\#/PSEN\# Low to Valid Data |  | 133 |  | 92 | $n s^{(3)}$ |
| $\mathrm{T}_{\text {RHDX }}{ }^{(1)}$ | Data Hold After RD\#/PSEN\# High | 0 |  | 0 |  | ns |
| $\mathrm{T}_{\text {RHAX }}{ }^{(1)}$ | Address Hold After RD\#/PSEN\# High | 0 |  | 0 |  | ns |
| $\mathrm{T}_{\text {RLAZ }}{ }^{(1)}$ | RD\#/PSEN\# Low to Address Float |  | 0 |  | 0 | ns |
| T ${ }_{\text {RHDZ1 }}$ | Instruction Float After RD\#/PSEN\# High |  | 59 |  | 48 | ns |
| T ${ }_{\text {RHDZ2 }}$ | Data Float After RD\#/PSEN\# High |  | 225 |  | 175 | ns |
| $\mathrm{T}_{\text {RHLH1 }}$ | RD\#/PSEN\# high to ALE High (Instruction) | 60 |  | 47 |  | ns |
| $\mathrm{T}_{\text {RHLH2 }}$ | RD\#/PSEN\# high to ALE High (Data) | 226 |  | 172 |  | ns |
| $\mathrm{T}_{\text {WHLH }}$ | WR\# High to ALE High | 226 |  | 172 |  | ns |
| $\mathrm{T}_{\text {AVDV1 }}$ | Address (P0) Valid to Valid Data In |  | 289 |  | 160 | $n s^{(2)(3)}$ |
| $\mathrm{T}_{\text {AVDV2 }}$ | Address (P2) Valid to Valid Data In |  | 296 |  | 211 | $n s^{(2)(3)}$ |
| $\mathrm{T}_{\text {AVDV3 }}$ | Address (P0) Valid to Valid Instruction In |  | 144 |  | 98 | $n \mathrm{~s}^{(3)}$ |
| $\mathrm{T}_{\text {AXDX }}$ | Data Hold after Address Hold | 0 |  | 0 |  | ns |
| $\mathrm{T}_{\text {AVRL }}{ }^{(1)}$ | Address Valid to RD\# Low | 111 |  | 64 |  | $n \mathrm{~s}^{(2)}$ |
| $\mathrm{T}_{\text {AVWL1 }}$ | Address (P0) Valid to WR\# Low | 111 |  | 64 |  | $n \mathrm{~s}^{(2)}$ |
| $\mathrm{T}_{\text {AVWL2 }}$ | Address (P2) Valid to WR\# Low | 158 |  | 116 |  | $n \mathrm{~s}^{(2)}$ |
| $\mathrm{T}_{\text {WHQX }}$ | Data Hold after WR\# High | 82 |  | 66 |  | ns |
| $\mathrm{T}_{\text {QVwh }}$ | Data Valid to WR\# High | 135 |  | 103 |  | $n \mathrm{n}^{(3)}$ |
| $\mathrm{T}_{\text {WHAX }}$ | WR\# High to Address Hold | 168 |  | 125 |  | ns |

Notes: 1. Specification for PSEN\# are identical to those for RD\#.
2. If a wait state is added by extending ALE, add $2 \cdot T_{\mathrm{osc}}$.
3. If wait states are added by extending RD\#/PSEN\#/WR\#, add $2 N \cdot T_{\text {OsC }}(N=1 . .3)$.

Waveforms in Non-Page Mode Figure 8. External Bus Cycle: Code Fetch (Non-Page Mode)


Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.
Figure 9. External Bus Cycle: Data Read (Non-Page Mode)


Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.

Figure 10. External Bus Cycle: Data Write (Non-Page Mode)

Waveforms in Page Mode


Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.
Figure 11. External Bus Cycle: Code Fetch (Page Mode)


Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.
2. A page hit (i.e., a code fetch to the same 256 -byte "page" as the previous code fetch) requires one state ( $2 \cdot \mathrm{~T}_{\text {osc }}$ ); a page miss requires two states ( $4 \cdot \mathrm{~T}_{\text {osc }}$ ).
3. During a sequence of page hits, PSEN\# remains low until the end of the last page-hit cycle.

Figure 12. External Bus Cycle: Data Read (Page Mode)


Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.
Figure 13. External Bus Cycle: Data Write (Page Mode)


Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.

## AC Characteristics - Real-Time Synchronous Wait State

## Definition of Symbols

Table 41. Real-Time Synchronous Wait Timing Symbol Definitions

| Signals |  |
| :---: | :---: |
| C | WCLK |
| R | RD\#/PSEN\# |
| W | WR\# |
| Y | WAIT\# |


| Conditions |  |
| :---: | :---: |
| L | Low |
| V | Valid |
| X | No Longer Valid |

## Timings

Table 42. Real-Time Synchronous Wait AC Timings; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\text {CLYV }}$ | Wait Clock Low to Wait Set-up | 0 | $\mathrm{~T}_{\text {OSC }}-20$ | ns |
| $\mathrm{~T}_{\text {CLYX }}$ | Wait Hold after Wait Clock Low | $2 \mathrm{~W} \cdot \mathrm{~T}_{\text {OSC }}+5$ | $(1+2 \mathrm{~W}) \cdot \mathrm{T}_{\text {OSC }}-20$ | ns |
| $\mathrm{~T}_{\text {RLYV }}$ | PSEN\#/RD\# Low to Wait Set-up | 0 | $\mathrm{~T}_{\text {OSc }}-20$ | ns |
| $\mathrm{~T}_{\text {RLYX }}$ | Wait Hold after PSEN\#/RD\# Low | $2 \mathrm{~W} \cdot \mathrm{~T}_{\text {OSC }}+5$ | $(1+2 \mathrm{~W}) \cdot \mathrm{T}_{\text {OSC }}-20$ | ns |
| $\mathrm{~T}_{\text {WLYV }}$ | WR\# Low to Wait Set-up | 0 | $\mathrm{~T}_{\text {OSC }}-20$ | ns |
| $\mathrm{~T}_{\text {WLYX }}$ | Wait Hold after WR\# Low | $2 \mathrm{~W} \cdot \mathrm{~T}_{\text {OSC }}+5$ | $(1+2 \mathrm{~W}) \cdot T_{\text {OSC }}-20$ | ns |

## Waveforms

Figure 14. Real-time Synchronous Wait State: Code Fetch/Data Read


Figure 15. Real-time Synchronous Wait State: Data Write


## AC Characteristics - Real-Time Asynchronous Wait State

Definition of Symbols

Timings

Waveforms

Table 43. Real-Time Asynchronous Wait Timing Symbol Definitions

| Signals |  |
| :--- | :--- |
| S | PSEN\#/RD\#/WR\# |
| $Y$ | AWAIT\# |

Table 44. Real-Time Asynchronous Wait AC Timings; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {SLYV }}$ | PSEN\#/RD\#/WR\# Low to Wait Set-up |  | $\mathrm{T}_{\text {OSC }}-10$ |
| $\mathrm{~T}_{\text {SLYX }}$ | Wait Hold after PSEN\#/RD\#/WR\# Low | $(2 N-1) \cdot \mathrm{T}_{\text {OSC }}+10$ |  |

Note: 1. $N$ is the number of wait states added $(N \geq 1)$.
Figure 16. Real-time Asynchronous Wait State Timings


## AC Characteristics - Serial Port in Shift Register Mode

Definition of Symbols
Table 45. Serial Port Timing Symbol Definitions

| Signals |  |
| :---: | :---: |
| $D$ | Data In |
| Q | Data Out |
| $X$ | Clock |


| Conditions |  |
| :---: | :---: |
| H | High |
| L | Low |
| V | Valid |
| X | No Longer Valid |

## Timings

Table 46. Serial Port AC Timing -Shift Register Mode; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | 12 MHz |  | 16 MHz |  | $24 \mathrm{MHz}^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{T}_{\text {XLXL }}$ | Serial Port Clock Cycle Time | 998 |  | 749 |  | 500 |  | ns |
| $\mathrm{T}_{\text {QVXH }}$ | Output Data Setup to Clock Rising Edge | 833 |  | 625 |  | 417 |  | ns |
| $\mathrm{T}_{\mathrm{XHQx}}$ | Output Data hold after Clock Rising Edge | 165 |  | 124 |  | 82 |  | ns |
| $\mathrm{T}_{\mathrm{XHDX}}$ | Input Data Hold after Clock Rising Edge | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{T}_{\text {XHDV }}$ | Clock Rising Edge to Input Data Valid |  | 974 |  | 732 |  | 482 | ns |

Note: 1. For high speed versions only.

## Waveforms

Figure 17. Serial Port Waveforms - Shift Register Mode


Note: 1. Tl and RI are set during S1P1 of the peripheral cycle following the shift of the eight bit.

## AC Characteristics - SSLC: TWI Interface

Timings
Table 47. TWI Interface AC Timing; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | INPUT |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |
| Thd; STA | Start condition hold time | $14 \cdot$ TCLCL $^{(4)}$ |  | $4.0 \mu \mathrm{~s}^{(1)}$ |  |
| TLow | SCL low time | $16 \cdot$ TCLCL $^{(4)}$ |  | $4.7 \mu \mathrm{~s}^{(1)}$ |  |
| Thigh | SCL high time | $14 \cdot$ Tclcl $^{(4)}$ |  | $4.0 \mu \mathrm{~s}^{(1)}$ |  |
| TRC | SCL rise time | $1 \mu \mathrm{~s}$ |  | -(2) |  |
| TfF | SCL fall time | $0.3 \mu \mathrm{~s}$ |  | $0.3 \mu \mathrm{~s}^{(3)}$ |  |
| Tsu; DAT1 | Data set-up time | 250 ns |  | $20 \cdot \mathrm{TclcL}^{( }$ |  |
| Tsu; DAT2 | SDA set-up time (before repeated START condition) | 250 ns |  | $1 \mu \mathrm{~s}^{(1)}$ |  |
| Tsu; DAT3 | SDA set-up time (before STOP condition) | 250 ns |  | $8 \cdot \mathrm{TCLCL}^{(4)}$ |  |
| Thd; DAT | Data hold time | 0 ns |  | 8-TCLCL ${ }^{(4)}$ |  |
| Tsu; STA | Repeated START set-up time | $14 \cdot$ TCLCL $^{(4)}$ |  | $4.7 \mu \mathrm{~s}^{(1)}$ |  |
| Tsu; STO | STOP condition set-up time | 14•TCLCL ${ }^{(4)}$ |  | $4.0 \mu \mathrm{~s}^{(1)}$ |  |
| TbuF | Bus free time | $14 \cdot$ TCLCL $^{(4)}$ |  | $4.7 \mu \mathrm{~s}^{(1)}$ |  |
| TRD | SDA rise time | $1 \mu \mathrm{~s}$ |  | - ${ }^{(2)}$ |  |
| Tfo | SDA fall time | $0.3 \mu \mathrm{~s}$ |  | $0.3 \mu \mathrm{~s}^{(3)}$ |  |

Notes: 1. At $100 \mathrm{kbit} / \mathrm{s}$. At other bit-rates this value is inversely proportional to the bit-rate of $100 \mathrm{kbit} / \mathrm{s}$.
2. Determined by the external bus-line capacitance and the external bus-line pull-up resistor, this must be $<1 \mu \mathrm{~s}$.
3. Spikes on the SDA and SCL lines with a duration of less than $3 \cdot$ Tclcl will be filtered out. Maximum capacitance on bus-lines SDA and $\mathrm{SCL}=400 \mathrm{pF}$.
4. $\operatorname{TCLCL}=\mathrm{T}_{\mathrm{OSC}}=$ one oscillator clock period.

## Waveforms

Figure 18. TWI Waveforms


## AC Characteristics - SSLC: SPI Interface

Definition of Symbols
Table 48. SPI Interface Timing Symbol Definitions

| Signals |  |
| :---: | :---: |
| C | Clock |
| I | Data In |
| O | Data Out |
| S | SS\# |


| Conditions |  |
| :---: | :---: |
| H | High |
| L | Low |
| V | Valid |
| X | No Longer Valid |
| Z | Floating |

Timings
Table 49. SPI Interface AC Timing; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Slave Mode ${ }^{(1)}$ |  |  |  |  |
| $\mathrm{T}_{\text {CHCH }}$ | Clock Period | 8 |  | Tosc |
| $\mathrm{T}_{\text {CHCX }}$ | Clock High Time | 3.2 |  | Tosc |
| TCLCX | Clock Low Time | 3.2 |  | Tosc |
| $\mathrm{T}_{\text {SLCH }}, \mathrm{T}_{\text {SLCL }}$ | SS\# Low to Clock edge | 200 |  | ns |
| $\mathrm{T}_{\text {IVCL }}, \mathrm{T}_{\text {IVCH }}$ | Input Data Valid to Clock Edge | 100 |  | ns |
| $\mathrm{T}_{\text {CLIX }}, \mathrm{T}_{\text {CHIX }}$ | Input Data Hold after Clock Edge | 100 |  | ns |
| $\mathrm{T}_{\text {CLOV, }}, \mathrm{T}_{\text {CHOV }}$ | Output Data Valid after Clock Edge |  | 100 | ns |
| T ${ }_{\text {CLOX }}, \mathrm{T}_{\text {CHOX }}$ | Output Data Hold Time after Clock Edge | 0 |  | ns |
| $\mathrm{T}_{\text {CLSH }}, \mathrm{T}_{\text {CHSH }}$ | SS\# High after Clock Edge | 0 |  | ns |
| $\mathrm{T}_{\text {IVCL }}, \mathrm{T}_{\text {IVCH }}$ | Input Data Valid to Clock Edge | 100 |  | ns |
| $\mathrm{T}_{\text {CLIX }}, \mathrm{T}_{\text {CHIX }}$ | Input Data Hold after Clock Edge | 100 |  | ns |
| $\mathrm{T}_{\text {SLOV }}$ | SS\# Low to Output Data Valid |  | 130 | ns |
| $\mathrm{T}_{\text {SHOX }}$ | Output Data Hold after SS\# High |  | 130 | ns |
| $\mathrm{T}_{\text {SHSL }}$ | SS\# High to SS\# Low | (2) |  |  |
| $\mathrm{T}_{\text {ILIH }}$ | Input Rise Time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {IHIL }}$ | Input Fall Time |  | 2 | $\mu \mathrm{s}$ |
| T OLOH | Output Rise time |  | 100 | ns |
| $\mathrm{T}_{\text {OHOL }}$ | Output Fall Time |  | 100 | ns |
| Master Mode ${ }^{(3)}$ |  |  |  |  |
| $\mathrm{T}_{\mathrm{CHCH}}$ | Clock Period | 4 |  | $\mathrm{T}_{\text {OSC }}$ |
| $\mathrm{T}_{\text {CHCX }}$ | Clock High Time | 1.6 |  | Tosc |
| T CLCX | Clock Low Time | 1.6 |  | Tosc |
| $\mathrm{T}_{\text {IVCL }}, \mathrm{T}_{\text {IVCH }}$ | Input Data Valid to Clock Edge | 50 |  | ns |
| $\mathrm{T}_{\text {CLIX }}, \mathrm{T}_{\text {CHIX }}$ | Input Data Hold after Clock Edge | 50 |  | ns |
| $\mathrm{T}_{\text {CLOV, }} \mathrm{T}_{\text {chov }}$ | Output Data Valid after Clock Edge |  | 65 | ns |
| T ${ }_{\text {CLOX }}, \mathrm{T}_{\text {CHOX }}$ | Output Data Hold Time after Clock Edge | 0 |  | ns |
| $\mathrm{T}_{\text {ILIH }}$ | Input Data Rise Time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {IHIL }}$ | Input Data Fall Time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {OLOH }}$ | Output Data Rise time |  | 50 | ns |
| $\mathrm{T}_{\text {OHOL }}$ | Output Data Fall Time |  | 50 | ns |

Notes: 1. Capacitive load on all pins $=200 \mathrm{pF}$ in slave mode.
2. The value of this parameter depends on software.
3. Capacitive load on all pins $=100 \mathrm{pF}$ in master mode

## Waveforms

Figure 19. SPI Master Waveforms (SSCPHA = 0)


Note: 1. SS\# handled by software.
Figure 20. SPI Master Waveforms (SSCPHA = 1)


Note: 1. Not Defined but normally MSB of character just received.

Figure 21. SPI Slave Waveforms $(S S C P H A=0)$


Note: 1. Not Defined but generally the LSB of the character which has just been received.
Figure 22. SPI Slave Waveforms (SSCPHA = 1)


## AC Characteristics - EPROM Programming and Verifying

## Definition of Symbols

Table 50. EPROM Programming and Verifying Timing Symbol Definitions

| Signals |  |
| :---: | :---: |
| A | Address |
| E | Enable: mode set on Port 0 |
| G | Program |
| Q | Data Out |
| S | Supply (VPP) |


| Conditions |  |
| :---: | :---: |
| H | High |
| L | Low |
| V | Valid |
| X | No Longer Valid |
| Z | Floating |

## Timings

Table 51. EPROM Programming AC timings; $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $40^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Tosc | XTAL1 Period | 83.5 | 250 | ns |
| $\mathrm{T}_{\text {AVGL }}$ | Address Setup to PROG\# low | 48 |  | Tosc |
| $\mathrm{T}_{\text {GHAX }}$ | Address Hold after PROG\# low | 48 |  | Tosc |
| $\mathrm{T}_{\text {DVGL }}$ | Data Setup to PROG\# low | 48 |  | Tosc |
| $\mathrm{T}_{\text {GHDX }}$ | Data Hold after PROG\# | 48 |  | Tosc |
| $\mathrm{T}_{\text {ELSH }}$ | ENABLE High to $\mathrm{V}_{\text {PP }}$ | 48 |  | Tosc |
| $\mathrm{T}_{\text {SHGL }}$ | $\mathrm{V}_{\text {PP }}$ Setup to PROG\# low | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {GHSL }}$ | $V_{\text {PP }}$ Hold after PROG\# | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {SLEH }}$ | ENABLE Hold after V PP | 0 |  | ns |
| TGLGH | PROG\# Width | 90 | 110 | $\mu \mathrm{s}$ |

Table 52. EPROM Verifying AC timings; $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $40^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{OSC}}$ | XTAL1 Period | 83.5 | 250 | ns |
| $\mathrm{~T}_{\text {AVQV }}$ | Address to Data Valid |  | 48 | $\mathrm{~T}_{\mathrm{OSC}}$ |
| $\mathrm{T}_{\text {AXQX }}$ | Address to Data Invalid | 0 |  | ns |
| $\mathrm{~T}_{\text {ELQV }}$ | ENABLE low to Data Valid | 0 | 48 | $\mathrm{~T}_{\mathrm{OSC}}$ |
| $\mathrm{T}_{\text {EHQZ }}$ | Data Float after ENABLE | 0 | 48 | $\mathrm{~T}_{\mathrm{OSC}}$ |

## Waveforms

Figure 23. EPROM Programming Waveforms


Figure 24. EPROM Verifying Waveforms


## AC Characteristics - External Clock Drive and Logic Level References

Definition of Symbols

Timings

## Waveforms

Figure 25. External Clock Waveform


Notes: 1. During $A C$ testing, all inputs are driven at $\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ for a logic 1 and 0.45 V for a logic 0.
2. Timing measurements are made on all outputs at $\mathrm{V}_{\mathrm{IH}} \min$ for a logic 1 and $\mathrm{V}_{\mathrm{IL}}$ max for a logic 0 .

Figure 26. AC Testing Input/Output Waveforms


Note: For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loading $\mathrm{V}_{\mathrm{OH}} / \mathrm{V}_{\mathrm{OL}}$ level occurs with $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}= \pm 20 \mathrm{~mA}$.

Figure 27. Float Waveforms


## Absolute Maximum Rating and Operating Conditions

## Absolute Maximum Ratings

| Storage Temperature ................................... 65 to $+150{ }^{\circ} \mathrm{C}$ | *NOTICE: | Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "operating conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability. |
| :---: | :---: | :---: |
| Voltage on any other Pin to VSS ..................... -0.5 to +6.5 V |  |  |
| IoL per I/O Pin ........................................................ 15 mA |  |  |
| Power Dissipation ....................................................1.5 W |  |  |
| Ambient Temperature Under Bias |  |  |
| Commercial....................................................... 0 to +70${ }^{\circ} \mathrm{C}$ |  |  |
| Industrial ....................................................... 40 to $+85^{\circ} \mathrm{C}$ |  |  |
| Automotive.................................................... 40 to $+85^{\circ} \mathrm{C}$ |  |  |
| $V_{D D}$ |  |  |
| High Speed versions........................................ 4.5 to 5.5 V |  |  |
| Low Voltage versions....................................... 2.7 to 5.5 V |  |  |

## DC Characteristics

## High Speed Versions - Commercial, Industrial, and Automotive

Table 55. DC Characteristics; $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Typical ${ }^{(4)}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage (except EA\#, SCL, SDA) | -0.5 |  | $0.2 \cdot V_{D D}-0.1$ | V |  |
| $\mathrm{V}_{\mathrm{IL}}{ }^{(5)}$ | Input Low Voltage (SCL, SDA) | -0.5 |  | $0.3 \cdot \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| $\mathrm{V}_{\text {IL2 }}$ | Input Low Voltage (EA\#) | 0 |  | $0.2 \cdot V_{D D}-0.3$ | V |  |
| $\mathrm{V}_{1 H}$ | Input high Voltage <br> (except XTAL1, RST, SCL, SDA) | $0.2 \cdot V_{D D}+0.9$ |  | $V_{D D}+0.5$ | V |  |
| $\mathrm{V}_{\mathrm{IH} 1}{ }^{(5)}$ | Input high Voltage (XTAL1, RST, SCL, SDA) | $0.7 \cdot V_{\text {DD }}$ |  | $V_{D D}+0.5$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage (Ports 1, 2, 3) |  |  | $\begin{gathered} \hline 0.3 \\ 0.45 \\ 1.0 \end{gathered}$ | V | $\begin{array}{\|l} \hline \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}^{(1)(2)} \\ \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}^{(1)(2)} \\ \mathrm{I}_{\mathrm{OL}}=3.5 \mathrm{~mA}^{(1)(2)} \\ \hline \end{array}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage <br> (Ports 0, ALE, PSEN\#, Port 2 in Page Mode during <br> External Address) |  |  | $\begin{gathered} 0.3 \\ 0.45 \\ 1.0 \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}^{(1)(2)} \\ & \mathrm{I}_{\mathrm{O}}=3.2 \mathrm{~mA}^{(1)(2)} \\ & \mathrm{I}_{\mathrm{LL}}=7.0 \mathrm{~mA}^{(1)(2)} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high Voltage <br> (Ports 1, 2, 3, ALE, PSEN\#) | $V_{D D}-0.3$ <br> $V_{D D}-0.7$ <br> $V_{D D}-1.5$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}^{(3)} \\ & \mathrm{I}_{\mathrm{OH}}=-30 \mu \mathrm{~A}^{(3)} \\ & \mathrm{I}_{\mathrm{OH}}=-60 \mu \mathrm{~A}^{(3)} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output high Voltage <br> (Port 0, Port 2 in Page Mode during External Address) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-0.3 \\ & \mathrm{~V}_{\mathrm{DD}}-0.7 \\ & \mathrm{~V}_{\mathrm{DD}}-1.5 \end{aligned}$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-7.0 \mathrm{~mA} \end{aligned}$ |
| $V_{\text {RET }}$ | $V_{\text {DD }}$ data retention limit |  |  | 1.8 | V |  |
| $I_{\text {ILO }}$ | Logical 0 Input Current (Ports 1, 2, 3) |  |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LL1 }}$ | Logical 1 Input Current (NMI) |  |  | + 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current (Port 0) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\text {TL }}$ | Logical 1-to-0 Transition Current (Ports 1, 2, 3 - AWAIT\#) |  |  | - 650 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ |
| $\mathrm{R}_{\text {RST }}$ | RST Pull-Down Resistor | 40 | 110 | 225 | k $\Omega$ |  |
| $\mathrm{C}_{10}$ | Pin Capacitance |  | 10 |  | pF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $I_{\text {D }}$ | Operating Current |  | $\begin{aligned} & 20 \\ & 25 \\ & 35 \end{aligned}$ | $\begin{aligned} & 25 \\ & 30 \\ & 40 \end{aligned}$ | mA | $\begin{array}{\|l\|} \hline \mathrm{F}_{\text {osc }}=12 \mathrm{MHz} \\ \mathrm{~F}_{\text {osc }}=16 \mathrm{MHz} \\ \mathrm{~F}_{\text {osc }}=24 \mathrm{MHz} \end{array}$ |
| $\mathrm{I}_{\mathrm{DL}}$ | Idle Mode Current |  | $\begin{gathered} 5 \\ 6.5 \\ 9.5 \end{gathered}$ | $\begin{gathered} \hline 8 \\ 10 \\ 14 \end{gathered}$ | mA | $\begin{aligned} & \mathrm{F}_{\text {osc }}=12 \mathrm{MHz} \\ & \mathrm{~F}_{\text {osc }}=16 \mathrm{MHz} \\ & \mathrm{~F}_{\text {osc }}=24 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\text {PD }}$ | Power-Down Current |  | 2 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{RET}}<\mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V}$ |
| $V_{\text {PP }}$ | Programming supply voltage | 12.5 |  | 13 | V | $\mathrm{T}_{\mathrm{A}}=0$ to $+40^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {PP }}$ | Programming supply current |  |  | 75 | mA | $\mathrm{T}_{\mathrm{A}}=0$ to $+40^{\circ} \mathrm{C}$ |

Notes: 1. Under steady-state (non-transient) conditions, $\mathrm{I}_{\mathrm{OL}}$ must be externally limited as follows:
Maximum IOL per port pin: 10 mA
Maximum IOL per 8-bit port:Port 026 mA
Ports 1-3 15 mA
Maximum Total IOL for all: Output Pins 71 mA
If IOL exceeds the test conditions, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
2. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and Ports 1,2 , and 3 . The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF , the noise pulses on these signals may exceed 0.8 V . It may be desirable to qualify ALE or other signals with a Schmitt Trigger or CMOS-level input logic.
3. Capacitive loading on Ports 0 and 2 causes the $\mathrm{V}_{\mathrm{OH}}$ on ALE and PSEN\# to drop below the specification when the address lines are stabilizing.
4. Typical values are obtained using $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. They are not tested and there is not guarantee on these values.
5. The input threshold voltage of SCL and SDA meets the TWI specification, so an input voltage below $0.3 \cdot V_{D D}$ will be recognized as a logic 0 while an input voltage above $0.7 \cdot V_{D D}$ will be recognized as a logic 1 .

Figure 28. $\mathrm{I}_{\mathrm{DD}} / \mathrm{I}_{\mathrm{DL}}$ Versus Frequency; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V


Note: 1. The clock prescaler is not used: $\mathrm{F}_{\mathrm{OSC}}=\mathrm{F}_{\mathrm{XTAL}}$.

## Low Voltage Versions - Commercial \& Industrial

Table 56. DC Characteristics; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Typical ${ }^{(4)}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage (except EA\#, SCL, SDA) | -0.5 |  | $0.2 \cdot V_{D D}-0.1$ | V |  |
| $V_{\text {IL1 }}{ }^{(5)}$ | Input Low Voltage (SCL, SDA) | -0.5 |  | $0.3 \cdot \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| $\mathrm{V}_{\text {IL2 }}$ | Input Low Voltage (EA\#) | 0 |  | $0.2 \cdot V_{D D}-0.3$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high Voltage <br> (except XTAL1, RST, SCL, SDA) | $0.2 \cdot \mathrm{~V}_{\mathrm{DD}}+0.9$ |  | $V_{D D}+0.5$ | V |  |
| $\mathrm{V}_{\mathrm{H}+1}{ }^{(5)}$ | Input high Voltage (XTAL1, RST, SCL, SDA) | $0.7 \cdot \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}+0.5$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage (Ports 1, 2, 3) |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}^{(1)(2)}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage <br> (Ports 0, ALE, PSEN\#, Port 2 in Page <br> Mode during External Address) |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}^{(1)(2)}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high Voltage <br> (Ports 1, 2, 3, ALE, PSEN\#) | $0.9 \cdot \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}^{(3)}$ |
| $\mathrm{V}_{\text {OH1 }}$ | Output high Voltage <br> (Port 0, Port 2 in Page Mode during <br> External Address) | $0.9 \cdot \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}$ |
| $V_{\text {RET }}$ | $V_{\text {DD }}$ data retention limit |  |  | 1.8 | V |  |
| $I_{\text {ILO }}$ | Logical 0 Input Current (Ports 1, 2, 3 - AWAIT\#) |  |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LL1 }}$ | Logical 1 Input Current (NMI) |  |  | + 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current (Port 0) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\text {TL }}$ | Logical 1-to-0 Transition Current (Ports 1, 2, 3) |  |  | -650 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ |
| $\mathrm{R}_{\text {RST }}$ | RST Pull-Down Resistor | 40 | 110 | 225 | k $\Omega$ |  |
| $\mathrm{C}_{10}$ | Pin Capacitance |  | 10 |  | pF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $I_{\text {D }}$ | Operating Current |  | $\begin{gathered} 4 \\ 8 \\ 9 \\ 11 \end{gathered}$ | $\begin{gathered} 8 \\ 11 \\ 12 \\ 14 \end{gathered}$ | mA | $\begin{aligned} & 5 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \\ & 10 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \\ & 12 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \\ & 16 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{aligned}$ |
| $I_{\text {DL }}$ | Idle Mode Current |  | $\begin{gathered} 0.5 \\ 1.5 \\ 2 \\ 3 \end{gathered}$ | $\begin{aligned} & 1 \\ & 4 \\ & 5 \\ & 7 \end{aligned}$ | mA | $\begin{aligned} & 5 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \\ & 10 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \\ & 12 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \\ & 16 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {PD }}$ | Power-Down Current |  | 1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{RET}}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}$ |

Notes: 1. Under steady-state (non-transient) conditions, $I_{\mathrm{OL}}$ must be externally limited as follows:
Maximum IOL per port pin: 10 mA
Maximum IOL per 8-bit port: Port 026 mA
Ports 1-315 mA

## Maximum Total IOL for all:Output Pins71 mA

If IOL exceeds the test conditions, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
2. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and Ports 1,2 , and 3 . The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF , the noise pulses on these signals may exceed 0.8 V . It may be desirable to qualify ALE or other signals with a Schmitt Trigger or CMOS-level input logic.
3. Capacitive loading on Ports 0 and 2 causes the $\mathrm{V}_{\mathrm{OH}}$ on ALE and PSEN\# to drop below the specification when the address lines are stabilizing.
4. Typical values are obtained using $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. They are not tested and there is not guarantee on these values.
5. The input threshold voltage of SCL and SDA meets the TWI specification, so an input voltage below $0.3 \cdot V_{D D}$ will be recognized as a logic 0 while an input voltage above $0.7 \cdot V_{D D}$ will be recognized as a logic 1 .

Figure 29. $\mathrm{I}_{\mathrm{DD}} / \mathrm{I}_{\mathrm{DL}}$ Versus $\mathrm{X}_{\mathrm{TAL}}$ Frequency; $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.6 V


Note: 1.The clock prescaler is not used: $\mathrm{F}_{\mathrm{OSC}}=\mathrm{F}_{\mathrm{XTAL}}$.

## $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DL}}$ and $\mathrm{I}_{\mathrm{PD}}$ Test Conditions

Figure 30. $I_{D D}$ Test Condition, Active Mode


Figure 31. $I_{D L}$ Test Condition, Idle Mode


Figure 32. $I_{P D}$ Test Condition, Power-Down Mode


## Packages

## List of Packages

PDIL 40 - Mechanical Outline

- PDIL 40
- CDIL 40 with window
- PLCC 44
- CQPJ 44 with window
- VQFP 44 (10x10)

Figure 33. Plastic Dual In Line


Table 57. PDIL Package Size

|  | MM |  | Inch |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |  |
| A | - | 5.08 | - | .200 |  |  |  |  |
| A1 | 0.38 | - | .015 | - |  |  |  |  |
| A2 | 3.18 | 4.95 | .125 | .195 |  |  |  |  |
| B | 0.36 | 0.56 | .014 | .022 |  |  |  |  |
| B1 | 0.76 | 1.78 | .030 | .070 |  |  |  |  |
| C | 0.20 | 0.38 | .008 | .015 |  |  |  |  |
| D | 50.29 | 53.21 | 1.980 | 2.095 |  |  |  |  |
| E | 15.24 | 15.87 | .600 | .625 |  |  |  |  |
| E1 | 12.32 | 14.73 | .485 | .580 |  |  |  |  |
| e | 2.54 B.S.C. |  |  |  |  |  |  | .100 B.S.C. |
| eA | 15.24 B.S.C. |  | .600 B.S.C. |  |  |  |  |  |
| eB | - | 17.78 | - | .700 |  |  |  |  |
| L | 2.93 | 3.81 | .115 | .150 |  |  |  |  |
| D1 | 0.13 |  | .005 | - |  |  |  |  |

CDIL 40 with Window Mechanical Outline

Figure 34. Ceramic Dual In Line


Table 58. CDIL Package Size

|  | MM |  | Inch |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | - | 5.71 | - | . 225 |
| b | 0.36 | 0.58 | . 014 | . 023 |
| b2 | 1.14 | 1.65 | . 045 | . 065 |
| C | 0.20 | 0.38 | . 008 | . 015 |
| D | - | 53.47 | - | 2.105 |
| E | 13.06 | 15.37 | . 514 | . 605 |
| e | 2.54 B.S.C. |  | . 100 B.S.C. |  |
| eA | 15.24 B.S.C. |  | . 600 B.S.C. |  |
| L | 3.18 | 5.08 | . 125 | . 200 |
| Q | 0.38 | 1.40 | . 015 | . 055 |
| S1 | 0.13 | - | . 005 | - |
| a | 0-15 |  | 0-15 |  |
| N | 40 |  |  |  |

PLCC 44 - Mechanical Outline


Table 59. PLCC Package Size

|  | MM |  | Inch |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 4.20 | 4.57 | . 165 | . 180 |
| A1 | 2.29 | 3.04 | . 090 | . 120 |
| D | 17.40 | 17.65 | . 685 | . 695 |
| D1 | 16.44 | 16.66 | . 647 | . 656 |
| D2 | 14.99 | 16.00 | . 590 | . 630 |
| E | 17.40 | 17.65 | . 685 | . 695 |
| E1 | 16.44 | 16.66 | . 647 | . 656 |
| E2 | 14.99 | 16.00 | . 590 | . 630 |
| e | 1.27 BSC |  | . 050 BSC |  |
| G | 1.07 | 1.22 | . 042 | . 048 |
| H | 1.07 | 1.42 | . 042 | . 056 |
| J | 0.51 | - | . 020 | - |
| K | 0.33 | 0.53 | . 013 | . 021 |
| Nd | 11 |  | 11 |  |
| Ne | 11 |  | 11 |  |

CQPJ 44 with Window Mechanical Outline

Figure 36. Ceramic Quad Pack J


Table 60. CQPJ Package Size

|  | MM |  | Inch |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | - | 4.90 | - | . 193 |
| C | 0.15 | 0.25 | . 006 | . 010 |
| D-E | 17.40 | 17.55 | . 685 | . 691 |
| D1-E1 | 16.36 | 16.66 | . 644 | . 656 |
| e | 1.27 TYP |  | . 050 TYP |  |
| f | 0.43 | 0.53 | . 017 | . 021 |
| J | 0.86 | 1.12 | . 034 | . 044 |
| Q | 15.49 | 16.00 | . 610 | . 630 |
| R | 0.86 TYP |  | . 034 TYP |  |
| N1 | 11 |  | 11 |  |
| N2 | 11 |  | 11 |  |

VQFP 44 (10x10) Mechanical Outline

Figure 37. Shrink Quad Flat Pack (Plastic)


Table 61. VQFP Package Size

|  | MM |  | Inch |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | - | 1.60 | - | . 063 |
| A1 | 0.64 REF |  | . 025 REF |  |
| A2 | 0.64 REF |  | .025REF |  |
| A3 | 1.35 | 1.45 | . 053 | . 057 |
| D | 11.90 | 12.10 | . 468 | . 476 |
| D1 | 9.90 | 10.10 | . 390 | . 398 |
| E | 11.90 | 12.10 | . 468 | . 476 |
| E1 | 9.90 | 10.10 | . 390 | . 398 |
| J | 0.05 | - | . 002 | 6 |
| L | 0.45 | 0.75 | . 018 | . 030 |
| e | 0.80 BSC |  | . 0315 BSC |  |
| f | 0.35 BSC |  | . 014 BSC |  |

## Ordering Information

## AT/TSC80251G2D <br> ROMIess

| Part Number | ROM | Description |
| :---: | :---: | :---: |
| High Speed Versions 4.5 to 5.5 V , Commercial and Industrial |  |  |
| TSC80251G2D-16CB | ROMless | 16 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{PLCC} 44$ |
| TSC80251G2D-24CB | ROMless | 24 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{PLCC} 44$ |
| TSC80251G2D-24CE | ROMless | 24 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}$, VQFP 44 |
| TSC80251G2D-24IA | ROMless | 24 MHz , Industrial $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PDIL 40 |
| TSC80251G2D-24IB | ROMless | 24 MHz , Industrial $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PLCC 44 |
| AT80251G2D-SLSUM | ROMless | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PLCC 44 |
| AT80251G2D-3CSUM | ROMless | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PDIL 40 |
| AT80251G2D-RLTUM | ROMless | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, VQFP 44 |
| Low Voltage Versions 2.7 to 5.5 V |  |  |
| TSC80251G2D-L16CB | ROMless | 16 MHz , Commercial, PLCC 44 |
| TSC80251G2D-L16CE | ROMless | 16 MHz , Commercial, VQFP 44 |
| AT80251G2D-SLSUL | ROMless | 16 MHz , Industrial \& Green, PLCC 44 |
| AT80251G2D-RLTUL | ROMless | 16 MHz , Industrial \& Green, VQFP 44 |

AT/TSC83251G2D 32 kilobytes MaskROM

| Part Number ${ }^{(1)}$ | ROM | Description |
| :---: | :---: | :---: |
| High Speed Versions 4.5 to 5.5 V, Commercial and Industrial |  |  |
| TSC251G2Dxxx-16CB | 32K MaskROM | 16 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{PLCC} 44$ |
| TSC251G2Dxxx-24CB | 32K MaskROM | 24 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{PLCC} 44$ |
| TSC251G2Dxxx-24CE | 32K MaskROM | 24 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}$, VQFP 44 |
| TSC251G2Dxxx-24IA | 32K MaskROM | 24 MHz , Industrial $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PDIL 40 |
| TSC251G2Dxxx-24IB | 32K MaskROM | 24 MHz , Industrial $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PLCC 44 |
| AT251G2Dxxx-SLSUM | 32K MaskROM | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PLCC 44 |
| AT251G2Dxxx-3CSUM | 32K MaskROM | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PDIL 40 |
| AT251G2Dxxx-RLTUM | 32K MaskROM | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, VQFP 44 |
| AT251G2Dxxx-SLSTM | 32K MaskROM | 24 MHz , Automotive \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PLCC 44 |


| Part Number ${ }^{(1)}$ | ROM | Description |
| :--- | :---: | :--- |
| Low Voltage Versions 2.7 to 5.5 V |  |  |
| TSC251G2Dxxx-L16CB | 32 K MaskROM | 16 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}$, PLCC 44 |
| TSC251G2Dxxx-L16CE | 32 K MaskROM | 16 MHz, Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}$, VQFP 44 |
| AT251G2Dxxx-SLSUL | 32 K MaskROM | 16 MHz , Industrial \& Green, PLCC 44 |
| AT251G2Dxxx-RLTUL | 32 K MaskROM | 16 MHz , Industrial \& Green, VQFP 44 |

Note: 1. xxx: means ROM code, is Cxxx in case of encrypted code.

| Part Number | ROM | Description |
| :---: | :---: | :---: |
| High Speed Versions 4.5 to 5.5 V , Commercial and Industrial |  |  |
| TSC87251G2D-16CB | 32 K OTPROM | 16 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{PLCC} 44$ |
| TSC87251G2D-24CB | 32 K OTPROM | 24 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{PLCC} 44$ |
| TSC87251G2D-24CED | 32 K OTPROM | 24 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}$, VQFP 44 |
| TSC87251G2D-24IA | 32 K OTPROM | 24 MHz , Industrial $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PDIL 40 |
| TSC87251G2D-24IB | 32 K OTPROM | 24 MHz , Industrial $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PLCC 44 |
| AT87251G2D-SLSUM | 32 K OTPROM | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PLCC 44 |
| AT87251G2D-3CSUM | 32 K OTPROM | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, PDIL 40 |
| AT87251G2D-RLTUM | 32K OTPROM | 24 MHz , Industrial \& Green $-40^{\circ}$ to $85^{\circ} \mathrm{C}$, VQFP 44 |
| Low Voltage Versions 2.7 to 5.5 V |  |  |
| TSC87251G2D-L16CB | 32 K OTPROM | 16 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}$, PLCC 44 |
| TSC87251G2D-L16CED | 32 K OTPROM | 16 MHz , Commercial $0^{\circ}$ to $70^{\circ} \mathrm{C}$, VQFP 44 |
| AT87251G2D-SLSUL | 32 K OTPROM | 16 MHz , Industrial \& Green, $0^{\circ}$ to $70^{\circ} \mathrm{C}$, PLCC 44 |
| AT87251G2D-RLTUL | 32 K OTPROM | 16 MHz , Industrial \& Green, $0^{\circ}$ to $70^{\circ} \mathrm{C}$, VQFP 44 |

## Document Revision History

Changes from 4135D to 4135E

Changes from 4135E to 4135F

1. Added automotive qualification, and ordering information for ROM product version.
2. Absolute Maximum Ratings added for automotive product version.

Options (Please
consult Atmel sales)

- ROM code encryption
- Tape \& Reel or Dry Pack
- Known good dice
- Extended temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Product Markings

ROMless versions

| ATMEL |
| :--- |
| Part number |
|  |
| YYWW . Lot Number |

Mask ROM versions
ATMEL
Customer Part number

Part Number YYWW . Lot Number

OTP versions
ATMEL
Part number

YYWW . Lot Number

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>\section*{Microcontrollers}<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/<br>High Speed Converters/RF Datacom<br>Avenue de Rochepleine<br>BP 123<br>38521 Saint-Egreve Cedex, France<br>Tel: (33) 4-76-58-30-00<br>Fax: (33) 4-76-58-34-80

## Literature Requests <br> www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© Atmel Corporation 2006. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, and Everywhere You Are ${ }^{\circledR}$ are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

