

## Serial-in / Parallel-out Driver Series

# Serial / Parallel 4-input Drivers


**BU2050F, BU2092F, BU2092FV, BU2099FV, BD7851FP, BU2152FS**

No.09051EAT03

**●Description**

Serial-in-parallel-out driver incorporates a built-in shift register and a latch circuit to control a maximum of 24 LED by a 4-line interface, linked to a microcontroller.

A single external resistor can set the output current value of the constant current up to a maximum of 50mA. (BD7851FP only)  
CMOS open drain output type products can drive the maximum current of 25mA.

**●Features**

- 1) LED can be driven directly.
- 2) Parallel output of a maximum of 24 bit
- 3) Operational on low voltage (2.7V to 5.5V)
- 4) Cascade connection is possible (BU2050F and BU2092F, BU2092FV are not acceptable)




**●Application**

For AV equipment such as, audio stereo sets, videos and TV sets, PCs, control microcontroller mounted equipment.

**●Product line-up**

Parameter	BU2050F	BU2092F	BU2092FV	BU2099FV	BD7851FP	BU2152FS	Unit
Output current	25	25	25	25	50	25	mA
Output line	8	12	12	12	16	24	line
Output type	CMOS	Open drain			Constant current	CMOS	-
Package	SOP14	SOP18	SSOP-B20	SSOP-B20	HSOP25	SSOP-A32	-

● Thermal derating curve



● Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits			Unit
		BU2050F	BU2092F	BU2092FV	
Power Supply Voltage	VDD	-0.3 to +7.0	-0.3 to +7.0		V
Power dissipation 1	Pd1	450 *1	450 (SOP) *2	400 (SSOPB) *3	mW
Power dissipation 2	Pd2	-	550 (SOP) *4	650 (SSOPB) *5	mW
Input Voltage	VIN	VSS-0.3 to VDD+0.5	VSS-0.3 to VDD+0.3		V
Output Voltage	Vo	VSS-0.3 to VDD+0.5	VSS to +25.0		V
Operating Temperature	Topr	-40 to +85	-25 to +75		°C
Storage Temperature	Tstg	-55 to +125	-55 to +125		°C

\*1 Reduced by 4.5mW/°C over 25°C

\*2 Reduced by 4.5mW/°C over 25°C

\*3 Reduced by 4.0mW/°C over 25°C

\*4 Reduced by 5.5mW/°C for each increase in Ta of 1°C over 25°C (When mounted on a board 50mm×50mm×1.6mm Glass-epoxy PCB).

\*5 Reduced by 6.5mW/°C for each increase in Ta of 1°C over 25°C (When mounted on a board 70mm×70mm×1.6mm Glass-epoxy PCB).

Parameter	Symbol	Limits			Unit
		BU2099FV	BD7851FP	BU2152FS	
Power Supply Voltage	VDD	-0.3 to +7.0	0 to +7.0	-0.3 to +7.0	V
Power dissipation 1	Pd1	400 (SSOPB) *6	1450 *7	800 *8	mW
Power dissipation 2	Pd2	650 (SSOPB) *9	-	-	mW
Input Voltage	VIN	VSS-0.3 to VDD+0.3	-0.3 to VCC+0.3	VSS-0.3 to VDD+0.3	V
Output Voltage	Vo	VSS to +25.0	0 to +10	VSS-0.3 to VDD+0.3	V
Operating Temperature	Topr	-40 to +85	-30 to +85	-25 to +85	°C
Storage Temperature	Tstg	-55 to +125	-55 to +150	-55 to +125	°C

\*6 Reduced by 4.5mW/°C over 25°C

\*7 Reduced by 11.6mW/°C over 25°C

\*8 Reduced by 8.0mW/°C over 25°C

\*9 Reduced by 6.5mW/°C for each increase in Ta of 1°C over 25°C (When mounted on a board 70mm×70mm×1.6mm Glass-epoxy PCB).

● Electrical characteristics

**BU2050F** (Unless otherwise noted, Ta=25°C, V<sub>DD</sub>=4.5 to 5.5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Power Supply Voltage	V <sub>DD</sub>	4.5	-	5.5	V	
Input high-level Voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V	
Input low-level Voltage	V <sub>IL</sub>	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V	
Input Hysteresis	V <sub>HYS</sub>	-	0.5	-	V	
Output high-level Voltage	V <sub>OHD</sub>	V <sub>DD</sub> -1.5	-	V <sub>DD</sub>	V	I <sub>OH</sub> =-25mA
		V <sub>DD</sub> -1.0	-	V <sub>DD</sub>		I <sub>OH</sub> =-15mA
		V <sub>DD</sub> -0.5	-	V <sub>DD</sub>		I <sub>OH</sub> =-10mA
Output low-level Voltage	V <sub>OLD</sub>	V <sub>SS</sub>	-	1.5	V	I <sub>OL</sub> =25mA
		V <sub>SS</sub>	-	0.8		I <sub>OL</sub> =15mA
		V <sub>SS</sub>	-	0.4		I <sub>OL</sub> =10mA
Quiescent Current	I <sub>DD</sub>	-	-	0.1	mA	V <sub>IH</sub> =V <sub>DD</sub> , V <sub>IL</sub> =V <sub>SS</sub>

**BU2092F/BU2092FV** (Unless otherwise noted, Ta=25°C, V<sub>SS</sub>=0V, V<sub>DD</sub>=5.0V/3.0V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Power Supply Voltage	V <sub>DD</sub>	2.7	-	5.5	V	
Input high-level Voltage	V <sub>IH</sub>	3.5 / 2.5	-	-	V	V <sub>DD</sub> =5V/3V
Input low-level Voltage	V <sub>IL</sub>	-	-	1.5 / 0.4	V	V <sub>DD</sub> =5V/3V
Output low-level Voltage	V <sub>OL</sub>	-	-	2.0 / 1.0	V	V <sub>DD</sub> =5V/3V, I <sub>OL</sub> =20mA/5mA
Output high-level disable Current	I <sub>OZH</sub>	-	-	10.0	μA	V <sub>O</sub> =25.0V
Output low-level disable Current	I <sub>OZL</sub>	-	-	-5.0	μA	V <sub>O</sub> =0V
Quiescent Current	I <sub>DD</sub>	-	-	5.0 / 3.0	μA	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub> (V <sub>DD</sub> =5V/3V) OUTPUT:OPEN

**BU2099FV** (Unless otherwise noted, Ta=25°C, V<sub>SS</sub>=0V, V<sub>DD</sub>=5.0V/3.0V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Power Supply Voltage	V <sub>DD</sub>	2.7	-	5.5	V	
Input high-level Voltage	V <sub>IH</sub>	3.5 / 2.1	-	-	V	V <sub>DD</sub> =5V/3V
Input low-level Voltage	V <sub>IL</sub>	-	-	1.5 / 0.9	V	V <sub>DD</sub> =5V/3V
Output high-level Voltage (SO)	V <sub>OH</sub>	V <sub>DD</sub> -0.5 / V <sub>DD</sub> -0.3	-	-	V	V <sub>DD</sub> =5V/3V, I <sub>OH</sub> =-400μA/-100μA
Output low-level Voltage 1 (Qx)	V <sub>OL1</sub>	-	-	1.0	V	V <sub>DD</sub> =5V/3V, I <sub>OL1</sub> =10mA/5mA
		-	-	1.5		V <sub>DD</sub> =5V, I <sub>OL1</sub> =15mA
		-	-	2.0		V <sub>DD</sub> =5V, I <sub>OL1</sub> =20mA
Output low-level Voltage 2 (SO)	V <sub>OL2</sub>	-	-	0.4 / 0.3	V	V <sub>DD</sub> =5V/3V, I <sub>OL2</sub> =1.5mA/0.5mA
Output high-level disable Current (Qx)	I <sub>OZH</sub>	-	-	10	μA	V <sub>O</sub> =25.0V
Output low-level disable Current (Qx)	I <sub>OZL</sub>	-	-	-5.0	μA	V <sub>O</sub> =0V
IPULLDOWN (OE)	I <sub>PD</sub>	-	-	150 / 60	μA	OE= V <sub>DD</sub> , V <sub>DD</sub> =5V/3V
Low Voltage Reset	V <sub>CLR</sub>	1.1	-	2.4	V	
Quiescent Current	I <sub>DD</sub>	-	-	200	μA	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub> , V <sub>DD</sub> =5V OUTPUT:OPEN

## ● Electrical characteristics

BD7851FP (Unless otherwise noted, Ta=25°C, V<sub>CC</sub>=5.0V)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Power Supply Voltage	V <sub>DD</sub>	4.5	-	5.5	V	
Input high-level Voltage	V <sub>IH</sub>	0.8×V <sub>CC</sub>	-	-	V	
Input low-level Voltage	V <sub>IL</sub>	-	-	0.2×V <sub>CC</sub>	V	
Output high-level Voltage	V <sub>OH</sub>	V <sub>CC</sub> -0.5	-	-	V	I <sub>OH</sub> =-1mA
Output low-level Voltage	V <sub>OL</sub>	-	-	0.5	V	I <sub>OL</sub> =1mA
Quiescent Current	I <sub>CC</sub>	-	0.7	1.0	mA	R=13kΩ OUT1~OUT16:OFF
		-	1.8	3.0	mA	R=1.3kΩ OUT1~OUT16:OFF
		-	4.0	6.5	mA	R=13kΩ OUT1~OUT16:ON
		-	30	40	mA	R=1.3kΩ OUT1~OUT16:ON
Reference Current Output Current (including the equation between each bit)	I <sub>olc1</sub>	48	55	62	mA	V <sub>OUT</sub> =2.0V, R=1.3kΩ
	I <sub>olc2</sub>	5.0	5.9	6.8	mA	V <sub>OUT</sub> =2.0V, R=13kΩ
Equation between each bit of Reference Current Output Current	ΔI <sub>olc</sub>	-	±1	±6	%	V <sub>OUTn</sub> =2.0V, R=1.3kΩ (1bit : ON)
Change rate of reference current output current for output voltage	IΔV <sub>CC</sub>	-	±1	±6	%/V	V <sub>OUT</sub> =2.0 to 3.0V, R=1.3kΩ
Output Leak Current	I <sub>OH</sub>	-	0.01	0.8	μA	V <sub>OUT</sub> =10V

BU2152FS (Unless otherwise noted, Ta=25°C, V<sub>DD</sub>=2.7 to 5.5V)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Power Supply Voltage	V <sub>DD</sub>	2.7	-	5.5	V	
Input high-level Voltage	V <sub>IH</sub>	2.0	-	-	V	V <sub>DD</sub> =5V
Input low-level Voltage	V <sub>IL</sub>	-	-	0.6	V	V <sub>DD</sub> =5V
Output high-level Voltage	V <sub>OH</sub>	V <sub>DD</sub> -1.5	-	-	V	I <sub>OH</sub> =-25mA
		V <sub>DD</sub> -1.0	-	-		I <sub>OH</sub> =-15mA
		V <sub>DD</sub> -0.5	-	-		I <sub>OH</sub> =-10mA
Output low-level Voltage	V <sub>OL</sub>	-	-	1.5	V	I <sub>OL</sub> =25mA
		-	-	1.0		I <sub>OL</sub> =15mA
		-	-	0.8		I <sub>OL</sub> =10mA
Quiescent Current	I <sub>DDST</sub>	-	-	5	μA	V <sub>IL</sub> =V <sub>SS</sub> , V <sub>IH</sub> =V <sub>DD</sub>
Input high-level Current	I <sub>IH</sub>	-	-	1	μA	
Input low-level Current	I <sub>IL</sub>	-	-	1	μA	

●Block diagram


**BU2050F**




**BU2092F/BU2092FV**




**BU2099FV**



**BD7851FP**




**BU2152FS**



● Operating description

- (1) Data clear  
When the reset terminal ( $\overline{\text{CLR}}$ , CLB) is set to "L", the content of all latch circuits are set to "H", and all parallel outputs are initialised.  
(For model with reset terminal only)
- (2) Data transfer  
Serial data is sequentially input to the shift register during the rise of the clock time (strobe signal is not active). When the strobe signal is active, the content of the shift register are transferred to the latch circuit.
- (3) Cascade connection  
Serial input data is output from the serial output through the shift register, regardless of the strobe signal.  
(except for BU2050F, BU2092F/BU2092FV)

● Application circuit



(\*C1 must be placed as close to the terminal as possible.)

Fig. 1

● Interfaces

<p>BU2050F</p> <p>DATA, CLOCK, <math>\overline{\text{STB}}</math>, <math>\overline{\text{CLR}}</math></p>	<p>BU2050F</p> <p>P1~P8</p>	<p>BU2092F/BU2092FV</p> <p>DATA, CLOCK, LCK, <math>\overline{\text{OE}}</math></p>	<p>BU2092F/BU2092FV</p> <p>Q0~Q11</p>
<p>BU2099FV</p> <p>DATA, CLOCK, LCK, <math>\overline{\text{OE}}</math></p>	<p>BU2099FV</p> <p>Q0~Q11</p>	<p>BU2099FV</p> <p>SO</p>	<p>BU2152FS</p> <p>CLOCK, DATA, <math>\overline{\text{STB}}</math>, CLB</p>
<p>BU2152FS</p> <p>P1~P28</p>	<p>BU2152FS</p> <p>SO</p>		

## 【BU2050F】

## ●Pin descriptions

Pin No.	Pin Name	Function
1	P3	Parallel Data Output
2	P4	
3	P5	
4	Vss	GND
5	P6	Parallel Data Output
6	P7	
7	P8	
8	DATA	Serial Data Input
9	CLK	Clock Signal Input
10	$\overline{\text{STB}}$	Strobe Signal Input In case of "L", the data of shift register outputs. In case of "H", all parallel outputs and data of latch circuit do not change.
11	$\overline{\text{CLR}}$	Reset Signal Input In case of "L", the data of latch circuit reset, and all parallel output (P1~P8) can be L. Normally $\overline{\text{CLR}}=\text{H}$
12	P1	Parallel Data output
13	P2	
14	VDD	Power Supply

## ●Timing chart




Fig. 2

1. After the power is turned on and the voltage is stabilized, STB should be activated, after clocking 8 data bits into the DATA pin.
2. Pn parallel output data of the shift register is set after the 8<sup>th</sup> clock by the STB.
3. Since the STB is level latch, data is retained in the "L" section and renewed in the "H" section of the STB.

## [Function explanation]

- A latch circuit has the reset function, which is common in all bits. In case of  $\overline{\text{CLR}}$  terminal is "L", the latch circuit is reset non-synchronously without the other input condition, and all parallel output can be "L".
- A serial data inputted from DATA terminal is read in shift register with synchronized rising of clock.  
In case of  $\overline{\text{STB}}$  is "L" ( $\overline{\text{CLR}}$  is "H"), transmit the data which read in the shift register to latch circuit, and outputs from the parallel data output terminal (P1~P8).  
In case of  $\overline{\text{STB}}$  is "H", all parallel outputs and the data of latch do not change.

● Switching characteristics (Unless otherwise specified, VDD=4.5 to 5.5V, Ta=25°C)

Parameter	Symbol	Limit			Unit	Condition
		Min.	Typ.	Max.		
Set up time (DATA-CLK)	$t_{SD}$	20	-	-	ns	-
Hold time (DATA-CLK)	$t_{HD}$	20	-	-	ns	-
Set up time ( $\overline{STB}$ - CLK)	$t_{SSTB}$	30	-	-	ns	-
Hold time ( $\overline{STB}$ - CLK)	$t_{HSTB}$	30	-	-	ns	-
Propagation ( $\overline{CLR}$ - P1~P8)	$t_{PDPC}$	-	-	100	ns	P1~P8 terminal load 20pF or less
Propagation ( $\overline{STB}$ - P1~P8)	$t_{PDPSTB}$	-	-	80	ns	P1~P8 terminal load 20pF or less
Propagation ( $\overline{CLR}$ - P1~P8)	$t_{PDPCLR}$	-	-	80	ns	P1~P8 terminal load 20pF or less
Maximum clock frequency	$f_{MAX}$	5	-	-	MHz	-

● Switching Time Test Waveform




Fig. 3




**[BU2092F/BU2092FV]**

●Pin descriptions

Pin No.	Pin Name	I/O	Function			
1	V <sub>SS</sub>	-	GND			
2	DATA	I	Serial Data Input			
3	CLOCK	I	Shift clock of DATA (Rising Edge Trigger)			
4	LCK	I	Latch clock of DATA (Rising Edge Trigger)			
5~11, 14~18	Q0~Q11	O	Parallel Data Output (Nch Open Drain FET)			
			<table border="1"> <tr> <td>Latch Data</td> <td>L</td> <td>H</td> </tr> <tr> <td>Output FET</td> <td>ON</td> <td>OFF</td> </tr> </table>	Latch Data	L	H
Latch Data	L	H				
Output FET	ON	OFF				
12, 13	N.C.	-	Non connected			
17	$\overline{OE}$	I	Output Enable ("H" level : output FET is OFF)			
18	V <sub>DD</sub>	-	Power Supply			

●Timing chart



Note) Diagram shows a status where a pull-up resistor is connected to output.

Fig. 4

1. After the power is turned on and the voltage is stabilized, LCK should be activated, after clocking 12 data bits into the DATA terminal.
2. Qx parallel output data of the shift register is set after the 12<sup>th</sup> clock by the LCK.
3. Since the LCK is a label latch, data is retained in the "L" section and renewed in the "H" section of the LCK.
4. Data retained in the internal latch circuit is output when the  $\overline{OE}$  is in the "L" section.

[Truth Table]

Input				Function
CLOCK	DATA	LCK	$\overline{OE}$	
x	x	x	H	Output (Q0~Q11) Disable
x	x	x	L	Output (Q0~Q11) Enable
$\uparrow$	L	x	x	Store "L" in the first stage data of shift register, the previous stage data in the others. (The conditions of storage register and output have no change.)
$\uparrow$	H	x	x	Store "H" in the first stage data of shift register, the previous stage data in the others. (The conditions of storage register and output have no change.)
$\downarrow$	x	x	x	The data of shift register has no change.
x	x	$\uparrow$	x	The data of shift register is transferred to the storage register.
x	x	$\downarrow$	x	The data of storage register has no change.

●Switching characteristics (Unless otherwise specified, VDD=5V, VSS=0V, Ta=25°C)

Parameter	Symbol	Limit			Unit	VDD(V)	Condition
		Min.	Typ.	Max.			
Minimum Clock Pulse Width	tw	1000	-	-	ns	3	-
		500	-	-	ns	5	
Minimum Latch Pulse Width (LCK)	tw (LCK)	1000	-	-	ns	3	-
		500	-	-	ns	5	
Setup Time (LCK→CLOCK)	ts	400	-	-	ns	3	-
		200	-	-	ns	5	
Setup Time (DATA→CLOCK)	tsu	400	-	-	ns	3	-
		200	-	-	ns	5	
Hold Time (CLOCK→DATA)	th	400	-	-	ns	3	-
		200	-	-	ns	5	
Propagation (LCK→OUTPUT Qx)	tPLZ (LCK)	-	90	-	ns	3	RL=5kΩ
		-	55	-	ns	5	CL=10pF
	tPZL (LCK)	-	115	-	ns	3	RL=5kΩ
		-	50	-	ns	5	CL=10pF
Propagation (OE →OUTPUT Qx)	tPLZ	-	70	-	ns	3	RL=5kΩ
		-	45	-	ns	5	CL=10pF
	tPZL	-	80	-	ns	3	RL=5kΩ
		-	35	-	ns	5	CL=10pF

●Switching Time Test Circuit




Fig. 5

**【BU2092F/BU2092FV】**

● Switching Time Test Waveforms




Fig. 6

**【BU2099FV】**

●Pin descriptions

Pin No.	Pin Name	I/O	Function			
1	V <sub>SS</sub>	-	GND			
2	N.C.	-	Non connected			
3	DATA	I	Serial Data Input			
4	CLOCK	I	Shift clock of Shift register (Rising Edge Trigger)			
5	LCK	I	Latch clock of Storage register (Rising Edge Trigger)			
6~17	Q0~Q11 (Qx)	O	Parallel Data Output (Nch Open Drain FET)			
			<table border="1"> <tr> <td>Latch Data</td> <td>L</td> <td>H</td> </tr> <tr> <td>Output FET</td> <td>ON</td> <td>OFF</td> </tr> </table>	Latch Data	L	H
Latch Data	L	H				
Output FET	ON	OFF				
18	SO	O	Serial Data Output			
19	$\overline{OE}$	I	Output Enable Control Input * $\overline{OE}$ pin is pulled down to V <sub>SS</sub> .			
20	V <sub>DD</sub>	-	Power Supply			

●Timing chart




Fig. 7

1. After the power is turned on and the voltage is stabilized, LCK should be activated, after clocking 12 data bits into the DATA terminal.
2. Qx parallel output data of the shift register is set after the 12<sup>th</sup> clock by the LCK.
3. Since the LCK is a label latch, data is retained in the "L" section and renewed in the "H" section of the LCK.
4. Data retained in the internal latch circuit is output when the  $\overline{OE}$  is in the "L" section.
5. The final stage data of the shift register is output to the SO by synchronizing with the rise time of the CLOCK.

[Truth Table]

Input				Function
CLOCK	DATA	LCK	$\overline{OE}$	
x	x	x	H	All the output data output "H" with pull-up.
x	x	x	L	The Q0~Q11 output can be enable and output the data of storage register.
┌	L	x	x	Store "L" in the first stage data of shift register, the previous stage data in the others. (The conditions of storage register and output have no change.)
┌	H	x	x	Store "H" in the first stage data of shift register, the previous stage data in the others. (The conditions of storage register and output have no change.)
└	x	x	x	The data of shift register has no change. SO outputs the final stage data of shift register with synchronized falling edge of CLOCK, not controlled by $\overline{OE}$ .
x	x	┌	x	The data of shift register is transferred to the storage register.
x	x	└	x	The data of storage register has no change.

\* The Q0~Q11 output have a Nch open drain Tr. The Tr is ON when data from shift register is "L", and Tr is OFF when data is "H".

**[BU2099FV]**

**●Switching characteristics (Unless otherwise specified, V<sub>DD</sub>=5V, V<sub>SS</sub>=0V, T<sub>a</sub>=25°C)**

Parameter	Symbol	Limit			Unit	V <sub>DD</sub> (V)	Condition
		Min.	Typ.	Max.			
Minimum Clock Pulse Width (CLOCK)	t <sub>w</sub>	1000	-	-	ns	3	-
		500	-	-	ns	5	
Minimum Latch Pulse Width (LCK)	t <sub>w</sub> (LCK)	1000	-	-	ns	3	-
		500	-	-	ns	5	
Setup Time (LCK→CLOCK)	t <sub>s</sub>	400	-	-	ns	3	-
		200	-	-	ns	5	
Setup Time (DATA→CLOCK)	t <sub>su</sub>	400	-	-	ns	3	-
		200	-	-	ns	5	
Hole Time (CLOCK→DATA)	t <sub>H</sub>	400	-	-	ns	3	-
		200	-	-	ns	5	
Propagation (SO)	t <sub>PLH</sub> t <sub>PHL</sub>	-	-	500	ns	3	-
		-	-	250	ns	5	
Propagation (LCK→QX) *	t <sub>PLZ</sub> (LCK)	-	360	-	ns	3	R <sub>L</sub> =5kΩ C <sub>L</sub> =10pF
		-	170	-	ns	5	
	t <sub>PZL</sub> (LCK)	-	260	-	ns	3	
		-	175	-	ns	5	
Propagation (QE→QX) *	t <sub>PLZ</sub>	-	115	-	ns	3	R <sub>L</sub> =5kΩ C <sub>L</sub> =10pF
		-	85	-	ns	5	
	t <sub>PZL</sub>	-	175	-	ns	3	
		-	65	-	ns	5	
Noise Pulse Suppression Time (LCK) *	t <sub>i</sub>	-	30	-	ns	-	-
		-	20	-	ns	-	

\*Reference value

**●Input Voltage Test Circuit**




Fig. 8

**●Switching Time Test Circuit**





Fig. 9

**[BU2099FV]**

**●Output Voltage Test Circuit**



**Test condition**

- VOL1 : Set all data "L". SW1="ON", SW2="3", SW3="1"~"12".
- VOL2 : Set output data "L" to SO and SW4 is positioned to "2", then voltage is measured at IO1.
- VOH : Set output data "H" to SO and SW4 is positioned to "1", then voltage is measured at IOH.

Fig. 10

**●Switching Time Test Waveforms**




Fig. 11

**【BD7851FP】**

●Pin descriptions

Pin No.	Pin Name	Function
1	GND	Ground
2	R_Iref	Reference Current Output Current setting
3	LATCH	Latch Signal Input
4	S_IN	Serial Data Input
5~15	OUT16 ~OUT6	Reference Current Output
16	P_GND	Ground for Driver
17~21	OUT5 ~OUT1	Reference Current Output
22	SOUT	Serial Data Output
23	CLOCK	Clock Input
24	ENABLE	ENABLE
25	V <sub>CC</sub>	V <sub>CC</sub>

●Timing chart




Fig. 12


1. After the power is turned on and the voltage is stabilized, LATCH should be activated, after clocking 16 data bits into the S\_IN terminal.
2. OUTn parallel output data of the shift register is set after the 16<sup>th</sup> clock by the LATCH.
3. The final stage data of the shift register is outputted to the SOUT by synchronizing with the rise time of the CLOCK.
4. Since the LATCH is a label latch, data is retained in the "L" section and renewed in the "H" section of the LATCH.
5. Data retained in the internal latch circuit is outputted when the ENABLE is in the "L" section. When the ENABLE is in the "H" section, data is fixed in the "H" section.

**[BD7851FP]**

● **Timing characteristics (Unless otherwise specified, Vcc=5V, Ta=25°C)**

Parameter	Symbol	Limit			Unit	Condition
		Min.	Typ.	Max.		
Frequency CLOCK	fclk	-	-	10	MHz	
Pulse Width CLOCK	t <sub>wh</sub>	20	50	-	ns	CLOCK
Pulse Width LATCH	t <sub>wh</sub>	40	50	-	ns	LATCH
Pulse Width ENABLE	t <sub>w</sub>	30	-	-	ns	ENABLE
Rise Time / Fall Time	t <sub>r</sub> / t <sub>f</sub>	-	30	100	ns	CLOCK
Setup Time	t <sub>SU</sub>	30	50	-	ns	S_IN-CLOCK
		30	50	-		LATCH-CLOCK
Hold Time	t <sub>H</sub>	30	50	-	ns	S_IN-CLOCK
		30	50	-		LATCH-CLOCK
Rise Time	t <sub>r</sub>	-	300	-	ns	OUTn
		-	-	50		SOUT
Fall Time	t <sub>f</sub>	-	300	-	ns	OUTn
		-	-	50		SOUT
Propagation	t <sub>pLH</sub>	-	400	650	ns	CLK-SOUT, LATCH ENABLE-OUTn
	t <sub>pHL</sub>	-	300	400		CLK-SOUT, LATCH ENABLE-OUTn


● **Reference Current of Output Current**



\* This is a data for the standard sample, not guaranteed the characteristic.

Fig. 13

● **R\_iref-VOUT**



\* Notes the increase of consumption current  $I_{cc}$ , in case sets the voltage of  $V_{out}$  lower. See the graph above.

Fig. 14



**【BD7851FP】**  
**● Test Circuit 1**





Fig. 15

**● Test Circuit 2**



\* R=51Ω (note : R\_lref=1.3kΩ) , C=15pF

Fig. 16

**【BD7851FP】**

**● Switching Time Test Waveforms**




Fig. 17

**【BU2152FS】**

●Pin descriptions

Pin No.	Pin Name	I/O	Function
1	V <sub>SS</sub>	-	Ground
2	CLK	I	Clock Input
3	V <sub>SS</sub>	-	Ground
4	DATA	I	Serial Data Input
5~28	P1~P24	O	Parallel Data Output
29	SO	O	Cascade Output
30	STB	I	Strobe Signal Input active "L"
31	CLB	I	Clear Signal Input active "L"
32	V <sub>DD</sub>	-	Power Supply

●Timing chart




Fig. 18

1. After the power is turned on and the voltage is stabilized, STB should be activated, after clocking 24 data bits into the DATA terminal.
2. Pn parallel output data of the shift register is set after the 24<sup>th</sup> clock by the LCK.
3. Since the STB is a label latch, data is retained in the "H" section and renewed in the "L" section of the STB.
4. The final stage data of the shift register is outputted to the SO by synchronizing with the rise time of the CLOCK.

[Truth Table]

Input			Function
CLK	STB	CLB	
x	x	L	All the data of the latch circuit are set to "H" (data of shift register does not change), all the parallel outputs are "H".
┌	H	H	Serial data of DATA pin are latched to the shift register. At this time, the data of the latch circuit does not change.
L	L	H	The data of the shift register are transferred to the latch circuit, and the data of the latch circuit are outputted from the parallel output pin.
H			
┌			The data of the shift register shifts 1bit, and the data of the latch circuit and parallel output also change.

## 【BU2152FS】

● Switching characteristics (Unless otherwise specified,  $V_{DD}=2.7$  to  $5.5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ )

Parameter	Symbol	Limit			Unit	Condition
		Min.	Typ.	Max.		
Maximum Clock Frequency	$f_{MAX}$	5	-	-	MHz	
Setup Time 1	$t_{SU1}$	20	-	-	ns	DATA-CLK
Hold Time 1	$t_{HD1}$	20	-	-	ns	CLK-DATA
Setup Time 2	$t_{SU2}$	30	-	-	ns	STB-CLK
Hold Time 2	$t_{HD2}$	30	-	-	ns	CLK-STB
Setup Time 3	$t_{SU3}$	30	-	-	ns	CLB-CLK
Hold Time 3	$t_{HD3}$	30	-	-	ns	CLK-CLB
Setup Time 4	$t_{SU4}$	30	-	-	ns	STB-CLB
Hold Time 4	$t_{HD4}$	30	-	-	ns	CLB-STB
Output Delay Time 1*	$t_{PD1}$	-	-	100	ns	CLK-P1~P24
Output Delay Time 2*	$t_{PD2}$	-	-	80	ns	STB-P1~P24
Output Delay Time 3*	$t_{PD3}$	-	-	80	ns	CLB-P1~P24

\*50pF of load is attached.

● Switching characteristic conditions

○ Setup/Hold Time (DATA-CLOCK, STB-CLOCK, CLB-CLOCK)






Fig. 19 Switching characteristic conditions 1

○ Output Delay Time (CLOCK-P1~P24)



○ Output Delay Time (STB-P1~P24)



○ Output Delay Time (CLB-P1~P24)




Fig. 20 Switching characteristic conditions 2

**●Notes for use**

## 1. Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

## 2. Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

## 3. Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures.

## 4. GND voltage

The potential of GND pin must be minimum potential in all operating conditions.

## 5. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

## 6. Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

## 7. Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

## 8. Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.

## 9. Ground Wiring Pattern

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.

## 10. Unused input terminals

Connect all unused input terminals to VDD or VSS in order to prevent excessive current or oscillation. Insertion of a resistor (100kΩ approx.) is also recommended.

●Ordering part number

B U

Part No.

2 0 9 2

Part No.

2050  
2092  
2099  
7851  
2152

F V


Package

F : SOP14  
: SOP18  
FV : SSOP-B20  
FP : HSOP25  
FS : SSOP-A32

E 2


Packaging and forming specification  
E2: Embossed tape and reel

SOP14




<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)




SOP18




<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2000pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)




SSOP-B20




<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)




**HSOP25**




<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2000pcs
Direction of feed	E2 ( The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand )




**SSOP-A32**



<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2000pcs
Direction of feed	E2 ( The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand )





## Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.  
More detail product informations and catalogs are available, please contact us.

## ROHM Customer Support System

<http://www.rohm.com/contact/>