



# MC803256K32, MC803256K36

## 256Kx32/36 Pipeline Burst RAM

- **High performance, low power pipeline burst SRAM**

- Ultra low power for green PC and battery powered PC

- **High Performance**

- 133-166MHz Speed grades
- 3-1-1-1 Burst Read
- 1-1-1-1 Burst Write
- 3-1-1-1-1-1-1... pipeline operation

- **Low Power**

- Low active power
- Ultra low power ZZ standby mode
- Single 3.3V supply ( $V_{DD}$ )
- Isolated 3.3V or 2.5V I/O supply ( $V_{DDQ}$ )

- **Compatibility**

- Individual Byte Write and Global Write masking
- Interleave and burst address support
- Industry standard 100-Pin PBSRAM pinout
- Industry standard PBSRAM specification

- **Applications**

- Processor L2 Cache
- Ideal for high speed, low power communications buffers
- Power sensitive portable DSP applications




Figure 1. Pin Function

### Overview

The MoSys MC803256K is a high performance, low power pipeline-burst-SRAM (PBSRAM). Fabricated using an advanced low power, high performance CMOS process, the MoSys MC803256K is backward pin and function compatible with standard 32Kx32/36, 64Kx32/36 and 128Kx32/36 PBSRAMs with additional operating features like low power ZZ standby mode and linear burst order addressing. These additional operating features are defined so that, with proper implementation, PC boards can work transparently with 32Kx32/36, 64Kx32/36, 128Kx32/36 or 256Kx32/36 configurations, allowing the designer maximum configuration flexibility within a single footprint layout.

The MoSys MC803256K supports PBSRAM operating modes at maximum burst frequency including indefinite pipeline read or write (3-1-1-1-1-1...)

Parameter	Symbol	-7R5	-6	Unit
Cycle Time	tKC	7.5	6	ns
Access Time	tKQ	4.5	3.5	ns
Clock to High-Z	tKQHZ	4	3.4	ns

Available in 256Kx32 and 256Kx36 bit densities, the MoSys MC803256K is packaged in a standard 100 lead LQFP.

### Lowest Power

The MC803256K affords systems dramatic power savings due to the benefits of its proprietary MoSys technology. Peak operating power of a typical PBSRAM is 5x that of the MC803256K. Making it ideal for portable applications, as well as applications requiring a large amount of RAM.

### Part Number Designation

Example: *MC803256K32L-7R5 I*  
 Device Designation: *MC8*, Series: *03*  
 Organization: *256K32 - 256Kx32 SCD*  
*256D32 - 256Kx32 DCD*

Package Type: L=LQFP

Speed: - 7R5 133MHz  
 - 6 166MHz

Temp: *I* = Industrial Temperature




Figure 2 Functional Block Diagram



# MC803256K32, MC803256K36

## 256Kx32/36 Pipeline Burst RAM

**Table 1. LQFP Pin Description**

Pin Number	Symbol	Type	Description
92, 50, 49, 48, 47, 46, 45, 44, 81, 82, 99, 100, 32, 33, 34, 35, 36, 37	A[17:0]	Input	Processor Addresses
96, 95, 94, 93	BW[4:1]#	Input	Processor host bus byte enables.
88	GW#	Input	Global Write from cache controller
87	BWE#	Input	Byte Write Enable from controller
89	CLK	Input	Processor host bus clock
98	CE1#	Input	ADSP# mask and ADSC# chip enable
97	CE2	Input	Depth expansion chip enable
86	OE#	Input	Asynchronous output enable
83	ADV#	Input	Burst address counter advance
84	ADSP#	Input	ADS# of processor
85	ADSC#	Input	ADS# of controller
64	ZZ	Input	Low power sleep mode
31	LBO#	Input	Linear Burst Order
29, 28, 25, 24, 23, 22, 19, 18, 13, 12, 9, 8, 7, 6, 3, 2, 79, 78, 75, 74, 73, 72, 69, 68, 63, 62, 59, 58, 57, 56, 53, 52	DQ[32:1]	I/O	Data I/O pins
30, 1, 80, 51	NC/DQP[4:1]	I/O	Data parity I/O pins
14, 16, 38, 39, 42, 43, 66	NC	-	unused
15, 41, 65, 91	VDD	3.3 Volts	Power
17, 40, 67, 90	VSS	Ground	Ground
4, 11, 20, 27, 54, 61, 70, 77	VDDQ	I/O Supply	I/O Buffer Supply
5, 10, 21, 26, 55, 60, 71, 76	VSSQ	I/O Ground	I/O Buffer Ground

**Table 2. Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Units
V <sub>DD</sub>	Core Supply Voltage		4.0	V
V <sub>DDQ</sub>	I/O Supply Voltage		V <sub>DDQ</sub> ≤ V <sub>DD</sub> + 0.5, V <sub>DDQ</sub> ≤ 4.0	V
V <sub>ih</sub>	Input High Voltage		V <sub>DDQ</sub> + 0.5	V
V <sub>il</sub>	Input Low Voltage	V <sub>SSQ</sub> - 0.5		V
T <sub>s</sub>	Storage Temperature	-65	150	°C

**Notes:** Max V<sub>ih</sub> is not to exceed maximum V<sub>DDQ</sub>



**MC803256K32, MC803256K36**  
**256Kx32/36 Pipeline Burst RAM**

**Table 3. Recommended Operating Conditions**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>DD</sub>	Supply Voltage	3.3V ±5%	3.135	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage	2.5V +38%/-5%	2.375	3.465	V
V <sub>ih</sub>	Input High Voltage		1.8	V <sub>DDQ</sub> + .3	V
V <sub>il</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>oh</sub>	Output High Voltage	I <sub>oh</sub> = -5 mA	2.4		V
V <sub>ol</sub>	Output Low Voltage	I <sub>ol</sub> = 5 mA		0.4	V
T <sub>AC</sub>	Commercial Operating Temp.		0	70	°C
T <sub>AI</sub>	Industrial Operating Temp.		-40	85	°C

**Table 4. Absolute Maximum AC Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>ih</sub>	Input High Voltage	1.8	V <sub>DDQ</sub> +1.0	V
V <sub>il</sub>	Input Low Voltage	V <sub>SSQ</sub> - 1.0	0.8	V
t <sub>OVR</sub>	Overshoot/Undershoot Voltage Duration		0.2*t <sub>CY</sub>	ns
t <sub>SET</sub>	Overshoot/Undershoot Settling Time		0.8*t <sub>CY</sub>	ns

**Table 5. Maximum DC Current Requirements**

Symbol	Condition	Current	Units
I <sub>DD</sub>	Operating current, device selected; all inputs ≤ V <sub>il</sub> or ≥ V <sub>ih</sub> ; cycle time ≥ t <sub>KC</sub> min, V <sub>DD</sub> = max, 0 pF load	60	mA
I <sub>DD1</sub>	Idle current, device selected; ADSP#, ADSC#, GW#, BW#s, ADV# and all other inputs ≥ 2.8 volts; cycle time ≥ t <sub>KC</sub> min, V <sub>DD</sub> = max, 0 pF load	10	mA
I <sub>DDZ</sub>	Sleep mode, clock stopped, all inputs ≥ 2.8 v, V <sub>DD</sub> = max	2	mA

**Table 6. Pin Capacitance**

Symbol	Parameter	Max	Units
C <sub>i</sub>	Input Pin Capacitance	4	pF
C <sub>iO</sub>	I/O Pin Capacitance	6	pF




# MC803256K32, MC803256K36

## 256Kx32/36 Pipeline Burst RAM

**Table 6. AC Timing Characteristics at Recommended Operating Conditions**

Sym	Parameter	-6 (166 MHz)		-7R5 (133 MHz)		Units
		Min	Max	Min	Max	
tAAH	ADV# hold	0.5		0.5		ns
tAAS	ADV# setup	1.5		2		ns
tADSH	ADSx# hold	0.5		0.5		ns
tADSS	ADSx# setup	1.5		2		ns
tAH	Address hold	0.5		0.5		ns
tAS	Address setup	1.5		2		ns
tCEH	Chip Enable hold	0.5		0.5		ns
tCES	Chip Enable setup	1.5		2		ns
tDH	Write Data hold	0.5		0.5		ns
tDS	Write Data setup	1.5		2		ns
tKC	Clock cycle	6		7.5		ns
tKH	Clock high	1.5		2		ns
tKL	Clock low	1.5		2		ns
tKQ	Clock to output valid		3.5		4.5	ns
tKQHZ	Clock to output high-Z	1.5	3.4	1.5	4	ns
tKQLZ	Clock to output low-Z	0		0		ns
tKQX	Clock to output invalid	1.5		1.5		ns
tOELZ	OE# to output low-Z	0		0		ns
tOEHZ	OE# to output high-Z		3.8		4.5	ns
tOEQ	OE# to output valid		3.8		4.5	ns
tOEQX	OE# to output invalid	0		0		ns
tWS	GW#, BWx# setup	1.5		2		ns
tWH	GW#, BWx# hold	0.5		0.5		ns
tZZs	ZZ standby		100		100	ns
tZZREC	ZZ recovery	100		100		ns









Figure 4 Write Cycle Timing







## Test and Measurement



## Test Structure and Measurement Points

### Notes

- 1 Valid Delay Measurement is made from the  $V_{DDQ}/2$  on the input waveform to the  $V_{DDQ}/2$  on the output waveform. Input waveform should have a slew rate of 1V/ns.
- 2 Tri-state  $t_{off}$  measurement is made from the  $V_{DDQ}/2$  on the input waveform to the output waveform moving 20% from its initial to final value  $V_{DDQ}/2$ .




Figure 7. LQFP Mechanical Characteristics



# MC803256K32, MC803256K36


## 256Kx32/36 Pipeline Burst RAM

### BGA Pin Description

Pin Location	Symbol	Type	Description
2A, 2C, 2R, 3A, 3B, 3C, 3T, 4T, 5A, 5B, 5C, 5T, 6A, 6B, 6C, 6R, 4N, 4P 3L, 3G, 5G, 5L	A[17:0]	Input	Processor Addresses
4H	BW[4:1]#	Input	Processor host bus byte enables.
4M	GW#	Input	Global Write from cache controller
4K	BWE#	Input	Byte Write Enable from controller
4E	CLK	Input	Processor host bus clock
2B	CE1#	Input	ADSP# mask and ADSC# chip enable
4F	CE2	Input	Depth expansion chip enable
4G	OE#	Input	Asynchronous output enable
4A	ADV#	Input	Burst address counter advance
4B	ADSP#	Input	ADS# of processor
7T	ADSC#	Input	ADS# of controller
3R	ZZ	Input	Low power sleep mode
1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 1D, 1E, 2E, 2F, 1G, 2G, 1H, 2H, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H, 6K, 7K, 6L, 7L, 6M, 6N, 7N, 7P	LBO#	Input	Linear Burst Order
2P, 2D, 6D, 6P	DQ[32:1]	I/O	Data I/O pins
1B, 7B, 1C, 7C, 4D, 3J, 5J, 4L, 1R, 5R 7R, 1T, 2T, 6T, 2U, 3U, 4U, 5U, 6U	NC/DQP[4:1]	I/O	Data parity I/O pins
4C, 2J, 4J, 6J, 4R	NC	-	unused
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P	VDD	3.3 Volts	Power
1A, 7A, 1F1 7F, 1J, 7J, 1M, 7M, 1U, 7U	VSS	Ground	Ground
	VDDQ	I/O Supply	I/O Buffer Supply

### BGA Pin Location (Top View)

	1	2	3	4	5	6	7
<b>A</b>	V <sub>DDQ</sub>	A17-2	A17-2	ADSP#	A17-2	A17-2	V <sub>DDQ</sub>
<b>B</b>	NC	CE2	A17-2	ADSC#	A17-2	A17-2	NC
<b>C</b>	NC	A17-2	A17-2	V <sub>DD</sub>	A17-2	A17-2	NC
<b>D</b>	DQ24-17	DQP3	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQP2	DQ16-9
<b>E</b>	DQ24-17	DQ24-17	V <sub>SS</sub>	CE1#	V <sub>SS</sub>	DQ16-9	DQ16-9
<b>F</b>	V <sub>DDQ</sub>	DQ24-17	V <sub>SS</sub>	OE#	V <sub>SS</sub>	DQ16-9	V <sub>DDQ</sub>
<b>G</b>	DQ24-17	DQ24-17	BW3#	ADV#	BW2#	DQ16-9	DQ16-9
<b>H</b>	DQ24-17	DQ24-17	V <sub>SS</sub>	GW#	V <sub>SS</sub>	DQ16-9	DQ16-9
<b>J</b>	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
<b>K</b>	DQ32-25	DQ32-25	V <sub>SS</sub>	CLK	V <sub>SS</sub>	DQ8-1	DQ8-1
<b>L</b>	DQ32-25	DQ32-25	BW4#	NC	BW1#	DQ8-1	DQ8-1
<b>M</b>	V <sub>DDQ</sub>	DQ32-25	V <sub>SS</sub>	BWE#	V <sub>SS</sub>	DQ8-1	V <sub>DDQ</sub>
<b>N</b>	DQ32-25	DQ32-25	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQ8-1	DQ8-1
<b>P</b>	DQ32-25	DQP4	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQP1	DQ8-1
<b>R</b>	NC	A17-2	LBO#	V <sub>DD</sub>	NC	A17-2	NC
<b>T</b>	NC	NC	A17-2	A17-2	A17-2	NC	ZZ
<b>U</b>	V <sub>DDQ</sub>	NC	NC	NC	NC	NC	V <sub>DDQ</sub>



119-Pin BGA (Top View)

