

CLC5632 Dual, High Output, Programmable Gain Buffer

General Description

The CLC5632 is a dual, low cost, high speed (130MHz) buffer which features user programmable gains of +2, +1, and -1V/V. The CLC5632 also has a new output stage that delivers high output drive current (130mA), but consumes minimal quiescent supply current (3.0mA/ch) from a single 5V supply. Its current feedback architecture, fabricated in an advanced complementary bipolar process, maintains consistent performance over a wide range of gains and signal levels, and has a linear phase response up to one half of the -3dB frequency.

The CLC5632 offers 0.1dB gain flatness to 30MHz and differential gain and phase errors of 0.08% and 0.02°. These features are ideal for professional and consumer video applications.


The CLC5632 offers superior dynamic performance with a 130MHz small-signal bandwidth, 410V/µs slew rate and 5.0ns rise/fall times (2 $V_{\rm step}$). The combination of low quiescent power, high output current drive, and high speed performance make the CLC5632 well suited for many battery powered personal communication/computing systems. The ability to drive low impedance, highly capacitive loads, makes the CLC5632 ideal for single ended cable applications. It also drives low impedance loads with minimum distortion. The CLC5632 will drive a 100Ω load with only -82/-69dBc second/third harmonic distortion (A_V = +2, $V_{OUT} = 2V_{PP}$, f = 1MHz). With a 25 Ω load, and the same conditions, it produces only -71/-73dBc second/third harmonic distortion. It is also optimized for driving high currents into single-ended transformers and coils. When driving the input of high resolution A/D converters, the CLC5632 provides excellent -86/-96dBc second/third harmonic distortion $(A_V = +2, V_{OUT} = 2V_{PP}, f = 1MHz, R_L = 1k\Omega)$ and fast settling time.

- 0.08%, 0.02° differential gain, phase
- 3.0mA/ch supply current
- 130MHz bandwidth (A_v=+2)
- -86/-96dBc HD2/HD3 (1MHz)
- 17ns settling to 0.05%
- 410V/µs slew rate
- Stable for capacitive loads up to 1000pf
- Single 5V to ±5V supplies

Applications

- Video line driver
- Coaxial cable driver
- Twisted pair driver
- Transformer/coil driver
- High capacitive load driver
- Portable/battery powered applications
- A/D driver


Maximum Output Voltage vs. R₁



Features


■ 130mA output current

Connection Diagram



DIP & SOIC

Typical Application



Differential Line Driver with Load Impedance Conversion

Ordering Information

Package	Temperature RangeIndustrial –40°C to +85°C	Packaging Marking	Transport Media	NSC Drawing
8-pin MDIP	CLC5632IN	CLC5632IN	Rails	N08E
8-pin SOIC	CLC5632IM	CLC5632IM	Rails	M08A
	CLC5632IMX	CLC5632IM	2.5k Units Tape and Reel	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC} - V_{EE}) +14V

Output Current (See note 4) 140mA

Common-Mode Input Voltage V_{EE} to V_{CC} Maximum Junction Temperature +150°C

Maximum Junction Temperature +150°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering 10 sec) +300°C

Operating Ratings

Thermal Resistance

 $\begin{array}{lll} \text{Package} & (\theta_{\text{JC}}) & (\theta_{\text{JA}}) \\ \text{MDIP} & 65^{\circ}\text{C/W} & 130^{\circ}\text{C/W} \\ \text{SOIC} & 50^{\circ}\text{C/W} & 145^{\circ}\text{C/W} \end{array}$

+5 Electrical Characteristics

 $(A_{V} = +2,\ R_{L} = 100\Omega,\ V_{S} = +5V\ (Note\ 5),\ V_{CM} = V_{EE} + (V_{S}/2),\ R_{L}\ tied\ to\ V_{CM};\ Unless\ Specified).$

Symbol	Parameter	Conditions	Тур	Min/Max Ratings (Note 2)		Units	
Ambient Temperature		CLC5632IN/IM	+25°C	+25°C	0 to 70°C	-40 to 85°C	
Frequenc	cy Domain Response						
•	-3dB Bandwidth	V _O =0.5V _{PP}	100	70	65	65	MHz
		$V_O = 2.0 V_{PP}$	90	75	72	70	MHz
	-0.1dB Bandwidth	$V_O = 0.5V_{PP}$	23	20	20	16	MHz
	Gain Peaking	<200MHz, V _O =0.5V _{PP}	0	0.5	0.9	1.0	dB
	Gain Rolloff	<30MHz, V _O =0.5V _{PP}	0.2	0.4	0.6	0.6	dB
	Linear Phase Deviation	$<30MHz, V_O = 0.5V_{PP}$	0.12	0.3	0.4	0.4	deg
	Differential Gain	NTSC, $R_L = 150\Omega$ to $-1V$	0.05	-	_	-	%
	Differential Phase	NTSC, $R_L=150\Omega$ to $-1V$	0.15	-	-	-	deg
Time Dor	nain Response						
	Rise and Fall Time	2V Step	4.8	6.4	6.8	7.3	ns
	Settling Time to 0.05%	1V Step	20	24	40	60	ns
	Overshoot	2V Step	5	7	11	14	%
	Slew Rate	2V Step	290	170	150	140	V/µs
Distortion	n And Noise Response	·					
	2nd Harmonic Distortion	2V _{PP} , 1MHz	-72	-69	-66	-66	dBc
		$2V_{PP}$, 1MHz; $R_L = 1k\Omega$	-77	-75	-72	-72	dBc
		2V _{PP} , 5MHz	-63	-56	-52	-52	dBc
	3rd Harmonic Distortion	2V _{PP} ,1MHz	-85	-82	-79	-79	dBc
		$2V_{PP}$, 1MHz; $R_L = 1k\Omega$	-81	-78	-75	-75	dBc
		2V _{PP} , 5MHz	-66	-60	-58	-58	dBc
	Equivalent Input Noise						
	Voltage (e _{ni})	>1MHz	3.4	4.4	4.9	4.9	nV/√Hz
	Non-Inverting Current (i _{bn})	>1MHz	6.3	8.2	9.0	9.0	pA/√Hz
	Inverting Current (i _{bi})	>1MHz	8.7	11.3	12.4	12.4	pA√Hz
	Crosstalk (Input Referred)	10MHz, 1V _{PP}	-80	_	_	_	dB
Static, Do	C Performance						
· · ·	Input Offset Voltage (Note 3)		13	30	35	35	mV
	Average Drift		80	_	_	_	μV/°C
	Input Bias Current (Non-Inverting) (Note 3)		5	18	24	24	μA
	Average Drift		30	_	_	_	nA/°C

+5 Electrical Characteristics (Continued)

 $(A_{V}=+2,~R_{L}=100\Omega,~V_{S}=+5V~(Note~5),~V_{CM}=V_{EE}+(V_{S}/2),~R_{L}~tied~to~V_{CM};~Unless~Specified).$

Symbol	Parameter	Conditions	Тур	Min/Max Ratings (Note 2)		Units	
Static, Do	C Performance		•	•			•
	Gain Accuracy		±0.3	±1.5	±2.0	±2.0	%
	Internal Resistors (R _f , R _g)		1000	±20%	±26%	±30%	Ω
	Power supply Rejection Ratio	DC	48	45	43	43	dB
	Common Mode Rejection Ratio	DC	46	44	42	42	dB
	Supply Current (Note 3)	R _L = ∞	3.0	3.4	3.6	3.6	mA
Miscellar	eous Performance		•		•	•	•
	Input Resistance (Non-Inverting)		0.38	0.27	0.24	0.24	ΜΩ
	Input Capacitance (Non-Inverting)		2.2	3.3	3.3	3.3	pF
	Input Voltage Range, High		4.2	4.1	4.0	4.0	V
	Input Voltage Range, Low		0.8	0.9	1.0	1.0	V
	Output Voltage Range, High	$R_L = 100\Omega$	4.0	3.9	3.8	3.8	V
	Output Voltage Range, Low	$R_L = 100\Omega$	1.0	1.1	1.2	1.2	V
	Output Voltage Range, High	R _L = ∞	4.1	4.0	4.0	3.9	V
	Output Voltage Range, Low	R _L = ∞	0.9	1.0	1.0	1.1	V
	Output Current (Note 4)		100	80	65	40	mA
	Output Resistance, Closed Loop	DC	400	600	600	600	mΩ

±5 Electrical Characteristics

 $(A_V = +2, R_L = 100\Omega, V_{CC} = \pm 5V; Unless Specified).$

Symbol	Parameter	Conditions	Тур	Mii	n/Max Ration (Note 2)	ngs	Units
Ambient Temperature		CLC5602IN/IM	+25°C	+25°C	0 to 70°C	−40 to 85°C	
Frequenc	y Domain Response						
	-3dB Bandwidth	V _O =1.0V _{PP}	130	100	90	90	MHz
		$V_O = 4.0 V_{PP}$	70	55	52	50	MHz
	-0.1dB Bandwidth	$V_O = 1.0V_{PP}$	30	25	20	20	MHz
	Gain Peaking	<200MHz, V _O = 1.0V _{PP}	0	0.5	0.9	1.0	dB
	Gain Rolloff	$<300MHz, V_O = 1.0V_{PP}$	0.1	0.3	0.5	0.5	dB
	Linear Phase Deviation	$<30MHz, V_O = 1.0V_{PP}$	0.1	0.2	0.3	0.3	deg
	Differential Gain	NTSC, $R_L = 150\Omega$	0.08	0.16	-	_	%
	Differential Phase	NTSC, $R_L = 150\Omega$	0.02	0.04	-	_	deg
Time Dor	nain Response					•	
	Rise and Fall Rime	2V Step	5.0	6.5	7.0	7.7	ns
	Settling Time to 0.05%	2V Step	17	28	40	60	ns
	Overshoot	2V Step	14	17	18	19	%
	Slew Rate	2V Step	410	310	240	225	V/µs
Distortio	n And Noise Response						
	2nd Harmonic Distortion	2V _{PP} ,1MHz	-82	-74	-72	-72	dBc
		$2V_{PP}$, 1MHz; $R_L = 1k\Omega$	-86	-82	-80	-68	dBc
		2V _{PP} , 5MHz	-66	-61	-59	-59	dBc
	3rd Harmonic Distortion	2V _{PP} ,1MHz	-69	-63	-61	-68	dBc
		$2V_{PP}$, 1MHz; $R_L = 1K\Omega$	-96	-91	-88	-88	dBc
		2V _{PP} , 5MHz	-71	-66	-64	-64	dBc

±5 Electrical Characteristics (Continued)

(A_V = +2, R_L = 100 Ω , V_{CC} = ±5V; Unless Specified).

Symbol	Parameter	Conditions	Тур	Mi	n/Max Ratii (Note 2)	ngs	Units
Distortio	n And Noise Response		•	•			•
	Equivalent Input Noise						
	Voltage (e _{ni})	>1MHz	3.4	4.4	4.9	4.9	nV/√Hz
	Non-Inverting Current (i _{bn})	>1MHz	6.3	8.2	9.0	9.0	pA/√Hz
	Inverting Current (i _{bi})	>1MHz	8.7	11.3	12.4	12.4	pA/√Hz
	Crosstalk (Input Referred)	10MHz, 1V _{PP}	-80	_	_	_	dB
Static, Do	C Performance			ı			
	Output Offset Voltage		7	30	35	35	mV
	Average Drift		80	_	_	-	μV/°C
	Input Bias Current (Non-Inverting)		5	18	25	25	μA
	Average Drift		40	_	_	_	nA/°C
	Gain Accuracy		±0.3	±1.5	±2.0	±2.0	%
	Internal Resistor (R _f , R _g)		1000	±20%	±26%	±30%	Ω
	Power Supply Rejection Ratio	DC	48	45	43	43	dB
	Common Mode Rejection Ratio	DC	47	45	43	43	dB
	Supply Current	R _L = ∞	3.2	3.8	4.0	4.0	mA
Miscellar	neous Performance		•	•		•	•
	Input Resistance (Non-Inverting)		0.50	0.35	0.31	0.31	MΩ
	Input Capacitance (Non-Inverting)		1.9	2.85	2.85	2.85	pF
	Common-Mode Input Range		±4.2	±4.1	±4.1	±4.0	V
	Output Voltage Range	$R_L = 100\Omega$	±3.8	±3.6	±3.6	±3.5	V
	Output Voltage Range	R _L = ∞	±4.0	±3.8	±3.8	±3.7	V
	Output Current (Note 4)		130	100	80	50	mA
	Output Resistance, Closed Loop	DC	400	600	600	600	mΩ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Note 3: AJ-level: spec. is 100% tested at +25 $^{\circ}$ C.

Note 4: The short circuit current can exceed the maximum safe output current


Note 5: $V_S = V_{CC} - V_{EE}$

+5V Typical Performance Characteristics (A $_{V}$ = +2, R $_{L}$ = 100 Ω , V $_{S}$ = +5V (Note 5), V $_{CM}$ = V $_{EE}$ + (V $_{S}$ /2), R $_{L}$ tied to V $_{CM}$; Unless Specified).


Non-Inverting Frequency Response




Frequency Response vs. R_L




Gain Flatness & Linear Phase




Frequency Response vs. V_O (A_V = 2)



Frequency Response vs. V_O (A_V = 1)




Frequency Response vs. V_O (A_V = -1)




DS015003-9

+5V Typical Performance Characteristics (A $_V$ = +2, R $_L$ = 100 Ω , V $_S$ = +5V (Note 5), V $_{CM}$ = V $_{EE}$ + (V $_S$ /2), R $_L$ tied to V $_{CM}$; Unless Specified).. (Continued)


PSRR & CMRR




Equivalent Input Noise




2nd & 3rd Harmonic Distortion




2nd & 3rd Harmonic Distortion, $R_L = 25\Omega$



2nd & 3rd Harmonic Distortion, $\rm R_L$ = 100 $\!\Omega$




2nd & 3rd Harmonic Distortion, $R_L = 1k\Omega$




+5V Typical Performance Characteristics (A $_V$ = +2, R $_L$ = 100 Ω , V $_S$ = +5V (Note 5), V $_{CM}$ = V $_{EE}$ + (V $_S$ /2), R $_L$ tied to V $_{CM}$; Unless Specified).. (Continued)


Large & Small Signal Pulse Response



Closed Loop Output Resistance




I_{BN} & V_{IO} vs. Temperature




 $\pm 5V$ Typical Performance Characteristics (A_V = +2, R_L = 100 Ω , V_{CC} = $\pm 5V$; Unless Specified)

Frequency Response




Frequency Response vs. R_L




$\pm 5V$ Typical Performance Characteristics (A_V = +2, R_L = 100 Ω , V_{CC} = $\pm 5V$; Unless

Specified) (Continued)

Gain Flatness & Linear Phase




Frequency Response vs. V_O (A_V = 2)




DS015003-22

Frequency Response vs. V_O (A_V = 1)




Frequency Response vs. V_O (A_V = -1)




DS015003-24

Large & Small Signal Pulse Response




Differential Gain & Phase




DS015003-26

$\pm 5V$ Typical Performance Characteristics (A_V = +2, R_L = 100 Ω , V_{CC} = $\pm 5V$; Unless Specified) (Continued)

2nd & 3rd Harmonic Distortion vs. Frequency




2nd & 3rd Harmonic Distortion, $R_L = 25\Omega$




DS015003-28

2nd & 3rd Harmonic Distortion, $\rm R_L$ = 100 $\!\Omega$




2nd & 3rd Harmonic Distortion, $\rm R_L$ = 1k $\!\Omega$




DS015003-30

Short Term Settling Time



Long Term Settling Time


10




\pm 5V Typical Performance Characteristics (A_V = +2, R_L = 100 Ω , V_{CC} = \pm 5V; Unless

Specified) (Continued)


I_{BN} & V_{OS} vs. Temperature




Channel Matching



Input Referred Crosstalk



Pulse Crosstalk



Application Division

CLC5632 Operation

The CLC5632 is a current feedback buffer fabricated in an advanced complementary bipolar process. The CLC5632 operates from a single 5V supply or dual ±5V supplies. Operating from a single 5V supply, the CLC5632 has the following features:

- Gains of ±1, -1, and 2V/V are achievable without external resistors
- Provides 100mA of output current while consuming only 15mW of power
- Offers low –79/–81dBc 2nd & 3rd harmonic distortion
- Provides BW80MHz and 1MHz distortion <-75dBc at V_O
 = 2V_{PP}

The CLC5632 performance is further enhanced in ±5V supply applications as indicated in the ±5V Electrical Characteristics table and the ±5V Typical Performance plots.

If gains other than +1, -1, or +2V/V are required, then the CLC5602 can be used. The CLC5602 is a current feedback amplifier with near identical performance and allows for external feedback and gain setting resistors.

Current Feedback Amplifiers

Some of the key features of current feedback technology are:

- Independence of AC bandwidth and voltage gain
- Inherently stable at unit gain
- Adjustable frequency response with feedback resistor
- High slew rate
- Fast Settling

Current feedback operation can be described using a simple equation. The voltage gain for non-inverting or inverting current feedback amplifier is approximated by Equation 1.

$$\frac{V_o}{V_{in}} = \frac{A_v}{1 + \frac{R_f}{Z(j\omega)}}$$

(1)

where:

- A_V is the closed loop DC voltage gain
- R_f is the feedback resistor
- $Z(j\omega)$ is the CLC5632's open loop transimpedance gain

Z(jω)/R_f is the loop gain

The denominator of Equation 1 is approximately equal to 1 at low frequencies. Near the -3dB corner frequency, the interaction between R_f and $Z(j\omega)$ dominates the circuit performance. The value of the feedback resistor has a large affect on the circuits performance. Increasing R_f has the following affects:

- · Decreases loop gain
- · Decreases bandwidth
- · Reduces gain peaking
- · Lowers pulse response overshoot
- · Affects frequency response phase linearity

CLC5632 Design Information

Closed Loop Gain Selection

The CLC5632 is a current feedback op amp with $R_f=R_g=1 \text{k}\Omega$ on chip (in the package). Select from three closed loop gains without using any external gain or feedback resistors. Implement gains of +2, +1, and -1V/V by connecting pins 2 and 3 (or 5 and 6) as described in the chart below.

Gain A _V	Input Connections				
	Non-Inverting (pins 3, 5)	Inverting (pins 2, 6)			
-1V/V	ground	input signal			
+1V/V	input signal	NC (open)			
+2V/V	input signal	ground			

The gain accuracy of the CLC5632 is excellent and stable over temperature change. The internal gain setting resistors, $R_{\rm f}$ and $R_{\rm g}$ are diffused silicon resistors with a process variation of \pm 20% and a temperature coefficient of - 2000ppm/°C. Although their absolute values change with processing and temperature, their ratio $(R_{\rm f}/R_{\rm g})$ remains constant. If an external resistor is used in series with $R_{\rm g}$, gain accuracy over temperature will suffer.

Single Supply Operation ($V_{CC} = +5V$, $V_{EE} = GND$)

The specifications given in the +5V Electrical Characteristics table for single supply operation are measured with a common mode voltage ($V_{\rm CM}$) of 2.5V. $V_{\rm CM}$ is the voltage around which the inputs are applied and the output voltages are specified.

Operating from a single +5V supply, the Common Mode Input Range (CMIR) of the CLC5632 is typically +0.8V to +4.2V. The typical output range with R_L = 100 Ω is +1.0V to +4.0V

For single supply DC coupled operation, keep input signal levels above 0.8V DC, AC coupling and level shifting the signal are recommended. The non-inverting and inverting configurations for both input conditions are illustrated in the following 2 sections.

DC Coupled Single Supply Operation

Figure 1, Figure 2, and Figure 3 on the following page, show the recommended configurations for input signals that remain above 0.8V DC.




FIGURE 1. DC Coupled, $A_V = -1V/V$ Configuration




FIGURE 2. DC Coupled, $A_V = +1V/V$ Configuration




FIGURE 3. DC Coupled, $A_V = +2V/V$ Configuration

AC Coupled Single Supply Operation

Figure 4, Figure 5, and Figure 6 show possible non-inverting and inverting configurations for input signals that go below 0.8V DC.




FIGURE 4. AC Coupled, $A_V = -1V/V$ Configuration

The input is AC coupled to prevent the need for level shifting the input signal at the source. The resistive voltage divider biases the non-inverting input to $V_{CC} \div 2 = 2.5V$ (For $V_{CC} = +5V$)




FIGURE 5. AC Coupled, $A_V = +1V/V$ Configuration




FIGURE 6. AC Coupled, $A_V = +2V/V$ Configuration

Dual Supply Operation

The CLC5632 operates on dual supplies as well as single supplies. The non-inverting and inverting configurations are shown in Figure 7, and .




FIGURE 7. Dual Supply, $A_V = -1V/V$ Configuration




FIGURE 8. Dual Supply, $A_V = +1V/V$ Configuration




FIGURE 9. Dual Supply, $A_V = +2V/V$ Configuration

Load Termination

The CLC5632 can source and sink near equal amounts of current. For optimum performance, the load should be tied to $V_{\rm CM}$.

Driving Cables and Capacitive Loads

When driving cables, double termination is used to prevent reflections. For capacitive load applications, a small series resistor at the output of the CLC5632 will improve stability and settling performance. The **Frequency Response vs. C**_L plot, shown below in *Figure 10*, gives the recommended series resistance value for optimum flatness at various capacitive loads.




FIGURE 10. Frequency Response vs. C₁

Transmission Line Matching

One method for matching the characteristic impedance $(Z_{\rm O})$ of a transmission line or cable is to place the appropriate resistor at the input or output of the amplifier. *Figure 11* shows typical inverting and non-inverting circuit configurations for matching transmission lines.

Non-Inverting gain applications:

- Connect pin 2 as indicated in the table in the Closed Loop Gain Selection section.
- Make R₁, R₂, R₆, and R₇ equal to Z₀.
- Use R₃ to isolate the amplifier from reactive loading caused by the transmission line, or by parasitics.

Inverting gain applications:

- Connect R₃ directly to ground.
- Make the resistors R_4 , R_6 , and R_7 equal to Z_O .
- Make $R_5 \parallel R_g = Z_O$.

The input and output matching resistors attenuate the signal by a factor of 2, therefore additional gain is needed. Use C6 to match the output transmission line over a greater frequency range. C6 compensates for the increase of the amplifier's output impedance with frequency.




FIGURE 11. Transmission Line Matching

Power Dissipation

Follow these steps to determine the power consumption of the CLC5632:

- 1. Calculate the quiescent (no-load) power: $P_{amp} = I_{CC} (V_{CC} V_{EE})$
- 2. Calculate the RMS power at the output stage: $P_O = (V_{CC} V_{load})$, where V_{load} and I_{load} are the RMS voltage and current across the external load.
- 3. Calculate the total RMS power: $P_t = P_{amp} + P_O$ The maximum power that the DIP and SOIC, packages can dissipate at a given temperature is illustrated in *Figure 12*. The power derating curve for any CLC5632 package can be derived by utilizing the following equation:

$$\frac{(150^{\circ} - T_{amb})}{\theta_{J\Delta}}$$

where

T_{amb} = Ambient temperature (°C)

 θ_{JA} = Thermal resistance, from junction to ambient, for a given package (°C/W)




FIGURE 12. Power Derating Curve

Layout Considerations

A proper printed circuit layout is essential for achieving high frequency performance. National provides evaluation boards for the CLC5632 (CLC730038-DIP, CLC730036-SOIC) and suggests their use as a guide for high frequency layout and as an aid for device testing and characterization.

General layout and supply bypassing play major roles in high frequency performance. Follow the steps below as a basis for high frequency layout:

- Include 6.8µF tantalum and 0.1µF ceramic capacitors on both supplies.
- Place the 6.8µF capacitors within 0.75 inches of the power pins.
- Place the 0.1µF capacitors less than 0.1 inches from the power pins.

- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance.
- Minimize all trace lengths to reduce series inductances.
- Use flush-mount printed circuit board pins for prototyping, never use high profile DIP sockets.

Evaluation Board Information


A data sheet is available for the CLC730038/CLC730036 evaluation boards. The evaluation board data sheets provide:

- Evaluation board schematics
- Evaluation board layouts
- · General information about the boards

The evaluation boards are designed to accommodate dual supplies. The boards can be modified to provide single supply operation. For best performance; 1) do not connect the unused supply, 2) ground the unused supply pin.

Special Evaluation Board Considerations for the CLC5632

To optimize off-isolation of the CLC5632, cut the $R_{\rm f}$ trace on both the CLC730038 and the CLC730036 evaluation boards. This cut minimizes capacitive feedthrough between the input and the output. *Figure 13* shows where to cut both evaluation boards for improved off-isolation.



DS015003-61

+Vcc OUT2
+ GND
C4 + ROUT2
RG2 IN2
OUT1 C1
ROUT1 C2
RROUT3
RRIN1
RF1 RG1 RIN1

Cut traces here
DS015003-

FIGURE 13. Evaluation Board Changes

SPICE Models

730036 Top

SPICE models provide a means to evaluate amplifier designs. Free SPICE models are available for National's monolithic amplifiers that:

- Support Berkeley SPICE 2G and its many derivatives
- Reproduce typical DC, AC, Transient, and Noise performance
- · Support room temperature simulations

The **readme** file that accompanies the diskette lists released models, and provides a list of modeled parameters. The application note OA-18, Simulation SPICE Models for National's Op Amps, contains schematics and a reproduction of the readme file.

Application Circuits

Single Supply Cable Driver

Figure 14 below shows the CLC5632 driving 10m of 75 Ω coaxial cable. The CLC5632 is set for a gain of +2V/V to compensate for the divide-by-two voltage drop at V $_{\rm O}$. The response after 10m of cable is illustrated in Figure 15





FIGURE 14. Single Supply Cable Driver



DS015003-54
FIGURE 15. Response After 10m of Cable

Differential Line Driver with Load Impedance Conversion

The circuit shown in the **Typical Application** schematic on the front page and in *Figure 16*, operates as a differential line driver. The transformer converts the load impedance to a value that best matches the CLC5632's output capabilities. The single-ended input signal is converted to a differential signal by the CLC5632. The line's characteristic impedance is matched at both the input and the output. The schematic shows Unshielded Twisted Pair for the transmission line; other types of lines can also be driven.




FIGURE 16. Differential Line Driver with Load Impedance Conversion

Set up the CLC5632 as a difference amplifier:

- Set the Channel 1 amplifier to a gain of +1V/V
- Set the Channel 2 amplifier to a gain of -1V/V

Make the best use of the CLC5632's output drive capability as follows:

$$R_{m} + R_{eq} = \frac{2 \cdot V_{max}}{I_{max}}$$

where $R_{\rm eq}$ is the transformed value of the load impedance, $V_{\rm max}$ is the output Voltage Range, and $I_{\rm max}$ is the maximum Output Current.

Match the line's characteristic impedance:

$$R_{L} = Z_{o}$$

$$R_{m} = R_{eq}$$

$$n = \sqrt{\frac{R_{L}}{R_{eq}}}$$

Select the transformer so that it loads the line with a value very near $Z_{\rm O}$ over frequency range. The output impedance of the CLC5632 also affects the match. With an ideal transformer we obtain:

$$\text{Return Loss = -20 \cdot log}_{10} \ \left| \frac{ \ n^2 \cdot Z_O(5632)^{(j\omega)}}{Z_O} \right| \, \text{, dB}$$

where $Z_{O}(5632)(j\omega)$ is the output impedance of the CLC5632 and $|Z_{O}(5632)(j\omega)| << R_{m}$.

The load voltage and current will fall in the ranges:

$$\left| \begin{array}{c} V_{O} \end{array} \right| \leq n \cdot V_{max}$$

$$\left| \begin{array}{c} I_{O} \end{array} \right| \leq \frac{I_{max}}{n}$$

The CLC5632's high output drive current and low distortion make it a good choice for this application.

Differential Input/Differential Output Amplifier

below illustrates a differential input/differential output configuration. The bypass capacitors are the only external components required.







FIGURE 17. Differential Input/Differential Output Amplifier

Physical Dimensions inches (millimeters) unless otherwise noted





8-Pin SOIC NSC Package Number M08A



8-Pin MDIP NSC Package Number N08E

18

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com

Europe Fax: +49

National Semiconductor

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.