# AMAXIM <br> <br> CMOS, High-Speed, 8-Bit ADCs <br> <br> CMOS, High-Speed, 8-Bit ADCs with Multiplexer 

 with Multiplexer}


#### Abstract

General Description The MAX154/MAX158 and MX7824/MX7828 are highspeed, multi-channel analog-to-digital converters (ADCs). The MAX154 and MX7824 have four analog input channels, while the MAX158 and MX7828 have eight channels. Conversion time for all devices is $2.5 \mu \mathrm{~s}$. The MAX154/MAX158 also feature a 2.5 V on-chip reference, forming a complete high-speed data acquisition system. All four converters include a built-in track/hold, eliminating the need for an external track/hold with many input signals. The analog input range is 0 V to +5 V , although the ADC operates from a single +5 V supply. Microprocessor interfaces are simplified by the ADC's ability to appear as a memory location or I/O port without the need for external logic. The data outputs use latched, three-state buffer circuitry to allow direct connection to a microprocessor data bus or system input port. The MX7824 and MX7828 are pin compatible with Analog Devices' AD7824 and AD7828. The MAX154 and MAX158, which feature internal references, are also compatible with these products.

Applications Digital Signal Processing High-Speed Data Acquisition Telecommunications High-Speed Servo Control Audio Instrumentation




Features

- One-Chip Data Acquisition System
- Four or Eight Analog Input Channels
- $2.5 \mu \mathrm{~s}$ per Channel Conversion Time
- Internal 2.5V Reference (MAX154/MAX158 only)
- Built-In Track/Hold Function
-1/2LSB Error Specification
- Single +5V Supply Operation
- No External Clock
- New Space-Saving SSOP Package

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | ERROR <br> (LSB) |
| :--- | :--- | :--- | :---: |
| MX7824LN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow <br> Plastic DIP | $\pm 1 / 2$ |
| MX7824KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow <br> Plastic DIP | $\pm 1$ |
| MX7824LCWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1 / 2$ |
| MX7824KCWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1$ |
| MX7824LCAG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 SSOP | $\pm 1 / 2$ |
| MX7824KCAG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 SSOP | $\pm 1$ |

Ordering Information continued on last page.
Pin Configurations

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |

Operating Temperature Ranges

| MX7824, MX7828 |  |
| :---: | :---: |
| KN/LN/KCW_/LCW_...................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| BQ/CQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| TQ/UQ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range .......................... $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |  |
| Lead Temperature (s | $\ldots+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=\mathrm{GND}$, Mode $0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |  |  |
| Resolution |  |  | 8 |  |  | Bits |
| Total Unadjusted Error (Note 1) |  | MAX15_A, MX782_L/C/U |  |  | $\pm 1 / 2$ | LSB |
|  |  | MAX15_B, MX782_K/B/T |  |  | $\pm 1$ |  |
| No Missing Codes Resolution |  |  | 8 |  |  | Bits |
| Channel to Channel Mismatch |  |  |  |  | $\pm 1 / 4$ | LSB |
| REFERENCE INPUT |  |  |  |  |  |  |
| Reference Resistance |  |  | 1 |  | 4 | $\mathrm{k} \Omega$ |
| VREF+ Input Voltage Range |  |  | VREF- |  | VDD | V |
| VREF- Input Voltage Range |  |  | GND |  | VREF+ | V |
| REFERENCE OUTPUT-MAX154/MAX158 Only (Note 2) |  |  |  |  |  |  |
| Output Voltage | REF OUT | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 2.47 | 2.50 | 2.53 | V |
| Load Regulation |  | $\mathrm{I}=0 \mathrm{~mA}$ to $10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -6 | -10 | mV |
| Power-Supply Sensitivity |  | $\mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 1$ | $\pm 3$ | mV |
| Temperature Drift (Note 3) |  | MAX15_C |  | 40 | 70 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  | MAX15_E |  | 40 | 70 |  |
|  |  | MAX15_M |  | 60 | 100 |  |
| Output Noise | eN |  |  | 200 |  | $\mu \mathrm{V} / \mathrm{rms}$ |
| Capacitive Load |  |  |  |  | 0.01 | $\mu \mathrm{F}$ |
| ANALOG INPUT |  |  |  |  |  |  |
| Analog Input Voltage Range | AINR |  | VREF- |  | VREF+ | V |
| Analog Input Capacitance | CAIN |  |  | 45 |  | pF |
| Analog Input Current | IAIN | Any channel, $\mathrm{AIN}=0 \mathrm{~V}$ to 5 V |  |  | $\pm 3$ | $\mu \mathrm{A}$ |
| Slew Rate, Tracking | SR |  |  | 0.7 | 0.157 | V/ $\mu \mathrm{s}$ |
| LOGIC INPUTS ( $\overline{\mathrm{RD}}, \overline{\mathrm{CS}}, \mathrm{A0}, \mathrm{~A} 1, \mathrm{~A} 2)$ |  |  |  |  |  |  |
| Input High Voltage | Vinh |  | 2.4 |  |  | V |
| Input Low Voltage | VINL |  |  |  | 0.8 | V |
| Input High Current | linh |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Low Current | IINL |  |  |  | -1 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) | CIN |  |  | 5 | 8 | pF |

2 $\qquad$

# CMOS, High-Speed, 8-Bit ADCs with Multiplexer 

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=\mathrm{GND}$, Mode $0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. .

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC OUTPUTS |  |  |  |  |  |  |  |
| Output High Voltage | V OH | DB0-DB7, $\mathbb{N T}$; Iout $=-360 \mu \mathrm{~A}$ |  | 4.0 |  |  | V |
| Output Low Voltage | VOL | DB0-DB7, INT; RDY | lout $=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  | IOUT $=2.6 \mathrm{~mA}$ |  |  | 0.4 |  |
| Three-State Output Current |  | DB0-DB7, RDY; Vout = 0 V to $\mathrm{V}_{\text {DD }}$ |  |  |  | $\pm 3$ | $\mu \mathrm{A}$ |
| Output Capacitance (Note 4) | Cout |  |  |  | 5 | 8 | pF |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Supply Voltage | VDD | $5 \mathrm{~V} \pm 5 \%$ for specified performance |  | 4.75 |  | 5.25 | V |
| Supply Current | IDD | $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=2.4 \mathrm{~V}$ |  |  |  | 15 | mA |
| Power Dissipation |  | VDD $=+5 \%$ |  |  | 25 | 75 | mW |
| Power-Supply Sensitivity | PSS |  |  |  | $\pm 1 / 16$ | $\pm 1 / 4$ | LSB |

Note 1: Total unadjusted error includes offset, full-scale, and linearity errors.
Note 2: Specified with no external load unless otherwise noted.
Note 3: Temperature drift is defined as change in output voltage from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ divided by ( $25-\mathrm{T}_{\text {MIN }}$ ) or ( $\mathrm{T}_{\text {MAX }}-25$ ).
Note 4: Guaranteed by design.
TIMING CHARACTERISTICS (Note 5)
$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=\mathrm{GND}\right.$, Mode $0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & \text { MAX15_C_C/E } \\ & \text { MX782_K/L/B/C } \end{aligned}$ |  | $\begin{aligned} & \text { MAX15_M } \\ & \text { MX782_T/U } \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Setup Time | tcss |  | 0 |  |  | 0 |  | 0 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time | tCSH |  | 0 |  |  | 0 |  | 0 |  | ns |
| Multiplexer Address Setup Time | $t_{\text {AS }}$ |  | 0 |  |  | 0 |  | 0 |  | ns |
| Multiplexer Address Hold Time | tah |  | 30 |  |  | 35 |  | 40 |  | ns |
| $\overline{\mathrm{CS}}$ to RDY Delay | trDY | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ |  | 30 | 40 |  | 60 |  | 60 | ns |
| Conversion Time (Mode 0) | tcri |  |  | 1.6 | 2.0 |  | 2.4 |  | 2.8 | $\mu \mathrm{s}$ |
| Data Access Time After $\overline{\mathrm{RD}}$ | tacc1 | (Note 6) |  |  | 85 |  | 110 |  | 120 | ns |
| Data Access Time After INT, Mode 0 | tacc2 | (Note 6) |  | 20 | 50 |  | 60 |  | 70 | ns |
| $\overline{\mathrm{RD}}$ to INT Delay (Mode 1) | tinth | $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 40 | 75 |  | 100 |  | 100 | ns |
| Data Hold Time | tDH | (Note 7) |  |  | 60 |  | 70 |  | 70 | ns |
| Delay Time Between Conversions | tp |  | 500 |  |  | 500 |  | 600 |  | ns |
| $\overline{\mathrm{RD}}$ Pulse Width (Mode 1) | tRD |  | 60 |  | 600 | 80 | 500 | 80 | 400 | ns |

Note 5: All input control signals are specified with $t_{R}=t_{F}=20 \mathrm{~ns}(10 \%$ to $90 \%$ of $+5 \mathrm{~V})$ and timed from a 1.6 V voltage level.
Note 6: Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V
Note 7: Defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer


$\qquad$

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer



## CMOS, High-Speed, 8-Bit ADCs with Multiplexer

$\qquad$

## Detailed Description

## Converter Operation

The MAX154/MAX158 and MX7824/MX7828 use what is commonly called a "half-flash" conversion technique (Figure 3). Two 4-bit flash ADC sections are used to achieve an 8 -bit result. Using 15 comparators, the upper 4-bit MS (most significant) flash ADC compares the unknown input voltage to the reference ladder and provides the upper four data bits.
An internal DAC uses the MS bits to generate an analog signal from the first flash conversion. A residue voltage representing the difference between the unknown input and the DAC voltage is then compared to the reference ladder by 15 LS (least significant) flash comparators to obtain the lower four output bits.

Operating Sequence The operating sequence is shown in Figure 4. A conversion is initiated by a falling edge of RD and $\overline{C S}$. The comparator inputs track the analog input voltage for approximately $1 \mu \mathrm{~s}$. After this first cycle, the MS flash result is latched into the output buffers and the LS conversion begins. INT goes low approximately 600 ns later, indicating the end of the conversion, and that the lower four bits are latched into the output buffers. The data can then be accessed using the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ inputs.

Digital Interface
The MAX154/MAX158 and MX7824/MX7828 use only Chip Select ( $\overline{\mathrm{CS}}$ ) and Read ( $\overline{\mathrm{RD}}$ ) as control inputs. A READ operation, taking CS and RD low, latches the multiplexer address inputs and starts a conversion (Table 1).

Table 1. Truth Table for Input Channel Selection

| MAX154/MX7824 <br> A1 |  | MAX158/MX7828 |  |  | SELECTED |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | AIN1 |
| 0 | 1 | 0 | 0 | 1 | AIN2 |
| 1 | 0 | 0 | 1 | 0 | AIN3 |
| 1 | 1 | 0 | 1 | 1 | AIN4 |
|  |  | 1 | 0 | 0 | AIN5 |
|  |  | 1 | 0 | 1 | AIN6 |
|  |  | 1 | 1 | 0 | AIN7 |
|  |  | 1 | 1 | 1 | AIN8 |

There are two interface modes, which are determined by the length of the RD input. Mode 0 , implemented by keeping RD low until the conversion ends, is designed for microprocessors that can be forced into a WAIT state. In this mode, a conversion is started with a READ operation (taking CS and RD low), and data is read when the conversion ends. Mode 1, on the other hand,


Figure 3. Functional Diagram

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer



Figure 4. Operating Sequence
does not require microprocessor WAIT states. A READ operation simultaneously initiates a conversion and reads the previous conversion result.

Interface Mode 0
Figure 5 shows the timing diagram for Mode 0 operation. This is used with microprocessors that have WAIT state capability, whereby a READ instruction is extended to accommodate slow-memory devices. Taking $\overline{\mathrm{CS}}$ and RD low latches the analog multiplexer address and starts a conversion. Data outputs DB0-DB7 remain in the high-impedance condition until the conversion is complete.

There are two status outputs: Interrupt (INT) and Ready (RDY). RDY, an open-drain output (no internal pull-up device), is connected to the processor's READY/WAIT input. RDY goes low on the falling edge of $\overline{C S}$ and goes high impedance at the end of the conversion, when the conversion result appears on the data outputs. If the RDY output is not required, its external pull-up resistor can be omitted. INT goes low when the conversion is complete and returns high on the rising edge of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$.

Interface Mode 1
Mode 1 is designed for applications where the microprocessor is not forced into a WAIT state. Taking $\overline{\mathrm{CS}}$ and RD low latches the multiplexer address and starts a conversion (Figure 6). Data from the previous conversion is immediately read from the outputs (DB0-DB7).
$\overline{\mathrm{INT}}$ goes high at the rising edge of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$ and goes low at the end of the conversion. A second READ operation is required to read the result of this conversion. The second READ latches a new multiplexer address and starts another conversion. A delay of $2.5 \mu \mathrm{~s}$ must be allowed between READ operations. RDY goes low on the falling edge of $\overline{\mathrm{CS}}$ and goes high impedance at the rising edge of $\overline{\mathrm{CS}}$. If RDY is not needed, its external pull-up resistor can be omitted.


Figure 5. Mode 0 Timing Diagram
$\qquad$

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer

MX7824/MX7828


Figure 6. Mode 1 Timing Diagram

## Analog Considerations

## Reference and Input

The Vref+ and Vref- inputs of the converter define the zero and the full-scale of the ADC. In other words, the voltage at VREF- is equal to the input voltage that produces an output code of all zeros, and the voltage at $V_{\text {REF }}$ is equal to input voltage that produces an output code of all ones (Figure 7).
Figure 8 shows some possible reference configurations. For the MAX154/MAX158, a $0.01 \mu \mathrm{~F}$ bypass capacitor to GND should be used to reduce the highfrequency output impedance of the internal reference. Larger capacitors should not be used, as this degrades the stability of the reference buffer. The 2.5 V reference output is with respect to the GND pin.

## Bypassing

A $47 \mu \mathrm{~F}$ electrolytic and $0.1 \mu \mathrm{~F}$ ceramic capacitor should be used to bypass the VDD pin to GND. These capacitors must have minimum lead length, since excess lead length may contribute to conversion errors and instability. If the reference inputs are driven by long lines, they should be bypassed to GND with $0.1 \mu \mathrm{~F}$ capacitors at the reference input pins.


Figure 7. Transfer Function

# CMOS, High-Speed, 8-Bit ADCs with Multiplexer 



Figure 8a. Internal Reference (MAX154/MAX158 only)


Figure 8b. External Reference +2.5 V Full-Scale


Figure 8c. Power Supply as Reference


Figure 8d. Inputs Not Referenced to GND

Input Current The converters' analog inputs behave somewhat differently from conventional ADCs. The sampled data comparators take varying amounts of current from the input, depending on the cycle they are in. The equivalent circuit of the converter is shown in Figure 9a. When the conversion starts, $\operatorname{AIN}(\mathrm{n})$ is connected to the MS and LS comparators. Thus, $\operatorname{AIN}(\mathrm{n})$ is connected to thirty-one 1 pF capacitors.
To acquire the input signal in approximately $1 \mu \mathrm{~s}$, the input capacitors must charge to the input voltage through the on-resistance of the multiplexer (about $600 \Omega$ ) and the comparator's analog switches ( $2 \mathrm{k} \Omega$ to $5 \mathrm{k} \Omega$ per comparator). In addition, about 12 pF of stray capacitance must be charged. The input can be modeled as an equivalent RC network shown in Figure 9b. As Rs (source impedance) increases, the capacitors take longer to charge.
Since the length of the input acquisition time is internally set, large source resistances (greater than $100 \Omega$ ) will cause settling errors. The output impedance of an opamp is its open-loop output impedance divided by the loop gain at the frequency of interest. It is important that the amplifier driving the converter input have sufficient loop gain at approximately 1 MHz to maintain low output impedance.

Input Filtering
The transients in the analog input caused by the sampled data comparators do not degrade the converter's performance, since the ADC does not "look" at the input when these transients occur. The comparator's outputs track the input during the first $1 \mu \mathrm{~s}$ of the conversion, and are then latched. Therefore, at least $1 \mu \mathrm{~s}$ will be provided to charge the ADC's input capacitance. It is not necessary to filter these transients with an external capacitor on the AIN terminals.

## Sinusoidal Inputs

The MAX154/MAX158 and MX7824/MX7828 can measure input signals with slew rates as high as $157 \mathrm{mV} / \mu \mathrm{s}$ to the rated specifications. This means that the analog input frequency can be as high as 10 kHz without the aid of an external track/hold. The maximum sampling rate is limited by the conversion time (typical tCRD $=$ $2 \mu \mathrm{~s}$ ) plus the time required between conversions ( $\mathrm{t} p=$ 500 ns ). It is calculated as:

$$
f_{\text {MAX }}=\frac{1}{t_{C R D}+t_{p}}=\frac{1}{(2.0+0.5) \mu \mathrm{s}}=400 \mathrm{kHz}
$$

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer

MX7824/MX7828
fMAX permits a maximum sampling rate of 50 kHz per channel when using the MAX158/MX7828 and 100kHz per channel when using the MAX154/MX7824. These rates are well above the Nyquist requirement of 20 kHz sampling rate for a 10 kHz input bandwidth.

## Bipolar Input Operation

The circuit in Figure 10a can be used for bipolar input operation. The input voltage is scaled by an amplifier so that only positive voltages appear at the ADC's inputs. An external reference should be used for the MX7824/ MX7828, but is not needed with the MAX154/MAX158. The analog input range is $\pm 4 \mathrm{~V}$ and the output code is complementary offset binary. The ideal input/output characteristic is shown in Figure 10b.


Figure 9a. Equivalent Input Circuit


Figure 9b. RC Network Model


ONLY CHANNEL 1 SHOWN

Figure 10a. Bipolar $\pm 4 \mathrm{~V}$ Input Operation


Figure 10b. Transfer Function for $\pm 4 \mathrm{~V}$ Input Operation

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer



Figure 11. Simple Mode 0 Interface


Figure 12. Speech Analysis Using Real-Time Filtering


Figure 13. 4-Channel Fast Sample and Infinite Hold
$\qquad$

## CMOS, High-Speed, 8-Bit ADCs with Multiplexer

| PART | TEMP. RANGE | PIN-PACKAGE | $\begin{aligned} & \text { ERROR } \\ & \text { (LSB) } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| MX7824LEAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 SSOP | $\pm 1 / 2$ |
| MX7824KEAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 SSOP | $\pm 1$ |
| MX7824CQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 CERDIP | $\pm 1 / 2$ |
| MX7824BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 CERDIP | $\pm 1$ |
| MX7824UQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 CERDIP | $\pm 1 / 2$ |
| MX7824TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 CERDIP | $\pm 1$ |
| MX7828LN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Plastic DIP | $\pm 1 / 2$ |
| MX7828KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Plastic DIP | $\pm 1$ |
| MX7828LCWI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Wide SO | $\pm 1 / 2$ |
| MX7828KCWI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Wide SO | $\pm 1$ |
| MX7828LCAI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 SSOP | $\pm 1 / 2$ |
| MX7828KCAI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 SSOP | $\pm 1$ |
| MX7828LP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 PLCC | $\pm 1 / 2$ |
| MX7828KP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 PLCC | $\pm 1$ |
| MX7828LEAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | $\pm 1 / 2$ |
| MX7828KEAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | $\pm 1$ |
| MX7828CQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 CERDIP | $\pm 1 / 2$ |
| MX7828BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 CERDIP | $\pm 1$ |
| MX7828UQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 CERDIP | $\pm 1 / 2$ |
| MX7828TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 CERDIP | $\pm 1$ |


( ) ARE FOR MAX154/MX7824

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 $\qquad$

