




# FailSafe™ Communications Clock Generator

| Features                                                                                   | Benefits                                                                                                                                                                                      |
|--------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <ul style="list-style-type: none"> <li>Fully integrated phase-locked loop (PLL)</li> </ul> | <ul style="list-style-type: none"> <li>Integrated high-performance PLL tailored for telecommunications frequency synthesis eliminates the need for external loop filter components</li> </ul> |
| <ul style="list-style-type: none"> <li>FailSafe™ output</li> </ul>                         | <ul style="list-style-type: none"> <li>When reference is off, DCXO maintains clock outputs and SAFE pin indicates FailSafe conditions</li> </ul>                                              |
| <ul style="list-style-type: none"> <li>PLL driven by a crystal oscillator.</li> </ul>      | <ul style="list-style-type: none"> <li>DCXO maintains continuous operation should the input reference clock fail</li> <li>Glitch-free transition simplifies system design</li> </ul>          |
| <ul style="list-style-type: none"> <li>76.8-MHz output from 19.2-MHz input.</li> </ul>     | <ul style="list-style-type: none"> <li>Works with commonly available, low-cost 19.2-MHz crystal</li> </ul>                                                                                    |
| <ul style="list-style-type: none"> <li>Low-jitter, high-accuracy outputs</li> </ul>        | <ul style="list-style-type: none"> <li>Zero-ppm error for all output frequencies</li> </ul>                                                                                                   |
| <ul style="list-style-type: none"> <li>3.3 V ± 5% operation</li> </ul>                     | <ul style="list-style-type: none"> <li>Compatibility across industry standard design platforms</li> </ul>                                                                                     |
| <ul style="list-style-type: none"> <li>16-lead TSSOP</li> </ul>                            | <ul style="list-style-type: none"> <li>Industry standard package with 6.4 x 5.0 mm footprint and a height profile of just 1.1 mm</li> </ul>                                                   |

## Logic Block Diagram



**Description**


CY26049 is a FailSafe frequency synthesizer with a reference clock input and 76.8-MHz output. The device provides an optimum solution for applications where continuous operation is required in the event of a primary clock failure. The continuous, glitch-free operation is achieved by using a DCXO, which serves as a primary clock source. The FailSafe control circuit synchronizes the DCXO oscillator with the

reference as long as the reference is within the pull range of the crystal.

In the event of a reference clock failure the DCXO maintains the last frequency of the reference clock. The unique feature of the CY26049-5 is that the DCXO is in fact the primary clocking source. When the reference clock is restored, the DCXO automatically resynchronizes to the reference. The status of the reference clock input, as detected by the CY26049-5, is reported by the SAFE pin.

**Selector Guide**

| Part Number | Input Frequency Range                                                                           | Outputs | Output Frequencies |
|-------------|-------------------------------------------------------------------------------------------------|---------|--------------------|
| CY26049ZC-5 | Reference Input Clock: 19.2 MHz<br>Crystal: 19.2-MHz pullable Crystal per Cypress Specification | 1       | 76.8 MHz           |

**Pin Configuration**

**Pin Description**

| Pin Number | Pin Name | Pin Description                                                       |
|------------|----------|-----------------------------------------------------------------------|
| 1          | ICLK     | Reference Input Clock - 19.2-MHz clock                                |
| 2          | NC       | No Connect                                                            |
| 3          | NC       | No Connect                                                            |
| 4          | NC       | No Connect                                                            |
| 5          | VDD      | Connect to 3.3V power supply                                          |
| 6          | VSS      | Ground                                                                |
| 7          | CLKA     | Clock Output; 76.8 MHz                                                |
| 8          | XIN      | 19.2-MHz Pullable Crystal Input                                       |
| 9          | XOUT     | 19.2-MHz Pullable Crystal Output                                      |
| 10         | SAFE     | High = reference ICLK within range, Low = reference ICLK out of range |
| 11         | VSS      | Ground                                                                |
| 12         | VDD      | Connect to 3.3V power supply.                                         |
| 13         | NC       | No Connect                                                            |
| 14         | NC       | No Connect                                                            |
| 15         | NC       | No Connect                                                            |
| 16         | NC       | No Connect                                                            |


**Recommended Pullable Crystal Specifications**

| Parameter          | Name                                 | Min. | Typ. | Max. | Unit |
|--------------------|--------------------------------------|------|------|------|------|
| CL <sub>XTAL</sub> | Crystal Nominal Load Capacitance     |      | 14   |      | pF   |
| C0/C1              |                                      |      |      | 250  |      |
| ESR                | Equivalent Series Resistance         |      | 30   | 50   | Ω    |
| T <sub>0</sub>     | Operating Temperature                | 0    |      | 70   | °C   |
| Crystal Accuracy   | Crystal Initial Accuracy             |      | ±20  | ±50  | ppm  |
| TT <sub>s</sub>    | Stability Over Temperature and Aging |      | ±20  | ±50  | ppm  |
| C <sub>O</sub>     | Shunt Capacitance                    |      | 6    | 7    | pF   |
| C <sub>LBRD</sub>  | Stray Capacitance—On XIN/XOUT        |      | 2    |      | pF   |

All applicable DC and AC characteristics are as described in the CY26049-36 data sheet.

**Ordering Information**

| Ordering Code | Package Type                | Operating Temperature Range |
|---------------|-----------------------------|-----------------------------|
| CY26049ZC-5   | 16-lead TSSOP               | Commercial 0 to 70°C        |
| CY26049ZC-5T  | 16-lead TSSOP—Tape and Reel | Commercial 0 to 70°C        |

**Package Drawing and Dimensions**


51-85091-\*\*

FailSafe is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



**Document History Page**

| <b>Document Title: CY26049-5 FailSafe™ Communications Clock Generator</b><br><b>Document Number: 38-07485</b> |                |                   |                        |                              |
|---------------------------------------------------------------------------------------------------------------|----------------|-------------------|------------------------|------------------------------|
| <b>REV.</b>                                                                                                   | <b>ECN NO.</b> | <b>Issue Date</b> | <b>Orig. of Change</b> | <b>Description of Change</b> |
| **                                                                                                            | 119591         | 10/31/02          | CKN                    | New Data Sheet               |