


ADVANCE

FailSafe™ **Communications Clock Generator**

Features	Benefits		
Fully integrated phase locked loop (PLL)	Integrated high-performance PLL tailored for telecom- munications frequency synthesis eliminates the need for external loop filter components		
• FailSafe™ output	When reference is off, DCXO maintains clock outputs and SAFE pin indicates FailSafe conditions		
PLL driven by a crystal oscillator	DCXO maintains continuous operation should the input reference clock fail Glitch-free transition simplifies system design FailSafe DCXO loop bandwidth approximately 100 Hz		
4.096-MHz output from 19.44-MHz input	Works with commonly available, low-cost 19.44-MHz crystal		
Low-jitter, high-accuracy outputs	Zero-ppm error for all output frequencies		
3.3V ± 5% operation	Compatibility across industry standard design platforms		
16-lead TSSOP	Industry standard package with 6.4 x 5.0 mm footprint and a height profile of just 1.1 mm		





Description

CY26049 is a FailSafe frequency synthesizer with a reference clock input and 4.096-MHz output. The device provides an optimum solution for applications where continuous operation is required in the event of a primary clock failure. The continuous, glitch-free operation is achieved by using a DCXO, which serves as a primary clock source. The FailSafe control circuit synchronizes the DCXO oscillator with the


reference as long as the reference is within the pull range of the crystal.

In the event of a reference clock failure the DCXO maintains the last frequency of the reference clock. The unique feature of the CY26049-3 is that the DCXO is in fact the primary clocking source. When the reference clock is restored, the DCXO automatically resynchronizes to the reference. The status of the reference clock input, as detected by the CY26049-3, is reported by the SAFE pin.

Selector Guide

Part Number	Input Frequency Range	Outputs	Output Frequencies
CY26049ZC-3	Reference Input Clock:19.44 MHz	1	4.096 MHz
	Crystal: 19.44-MHz pullable Crystal per Cypress Specification		

Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Description			
1	ICLK	eference Input Clock—19.44-MHz clock			
2	NC	Connect			
3	NC	No Connect			
4	NC	No Connect			
5	VDD	Connect to 3.3V Power Supply			
6	VSS	round			
7	CLKA	Clock Output; 4.096 MHz			
8	XIN	19.44-MHz Pullable Crystal Input			
9	XOUT	9.44-MHz Pullable Crystal Output			
10	SAFE	High = reference ICLK within range, Low = reference ICLK out of range			
11	VSS	Ground			
12	VDD	Connect to 3.3V power supply.			
13	NC	No Connect			
14	NC	No Connect			
15	NC	No Connect			
16	NC	No Connect			



Recommended Pullable Crystal Specifications

Parameter	Name	Min.	Тур.	Max.	Unit
CL _{XTAL}	Crystal Nominal Load Capacitance	14	16	20	pF
C0/C1				250	
T _o	Operating Temperature		70	°C	
Crystal Accuracy	Crystal Initial Accuracy		±20	±50	ppm
TT _s	T _s Stability Over Temperature and Aging		±20	±50	ppm
Co	Shunt Capacitance		5	7	pF
C _{LBRD}	Stray Capacitance—on XIN/XOUT		2		pF


All applicable DC and AC characteristics are as described in the CY26049-36 data sheet.


Ordering Information

Ordering Code	Package Type	Operating Temperature Range	
CY26049ZC-3	16-lead TSSOP	Commercial 0 to 70°C	
CY26049ZC-3T	16-lead TSSOP—Tape and Reel	Commercial 0 to 70°C	

Package Drawing and Dimensions

16-lead Thin Shrunk Small Outline Package (4.40 MM Body) Z16





FailSafe is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

ADVANCE INFORMATION

CY26049-3

Document History Page

Document Title: CY26049-3 FailSafe™ Communications Clock Generator Document Number: 38-07483				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	119589	11/01/02	CKN	New Data Sheet