## KAD5510P-50 Preliminary $\mathbb{K}$ KI KENET

## 10-Bit, 500MSPS A/D Converter

## General Description

The KAD5510P-50 is a low-power, high-performance, 10-bit, 500MSPS analog-to-digital converter designed with Kenet's proprietary FemtoCharge ${ }^{\circledR}$ technology on a standard CMOS process. The KAD5510P-50 is part of a pin-compatible portfolio of 10, 12 and 14 -bit A/Ds with sample rates ranging from 125MSPS to 500MSPS.
The device utilizes two time-interleaved 10-bit, 250MSPS A/D cores to achieve the ultimate sample rate of 500 MSPS . A single 500 MHz conversion clock is presented to the converter, and all interleave clocking is managed internally.
A serial peripheral interface (SPI) port allows for extensive configurability, as well as fine control of matching characteristics (gain, offset, skew) between the two converter cores. These adjustments allow the user to minimize spurs associated with the interleaving process.
Digital output data is presented in selectable LVDS or CMOS formats. The KAD5510P-50 is available in a 72 -contact QFN package with an exposed paddle. Performance is specified over the full industrial temperature range ( -40 to $+85^{\circ} \mathrm{C}$ ).

## Features

- Programmable gain, offset and skew control
- 1.3 GHz analog input bandwidth
- 52fs Clock Jitter
- Over-range indicator
- Selectable Clock Divider: $\div 1$ or $\div 2$
- Clock Phase Selection
- Nap and Sleep modes
- Two's complement, Gray code or Binary data format
- DDR LVDS-compatible or LVCMOS outputs
- Programmable Built-in Test Patterns
- 1.8V Analog and Digital Supplies


## Applications

- Radar and Satellite Antenna Array Processing
- Broadband Communications
- High-Performance Data Acquisition

300 Unicorn Park Dr., Woburn, MA 01801
Sales: 1-781-497-0060 FemtoCharge is a registered trademark of Kenet, Inc.
Rev 0.5.1 Preliminary

## KAD5510P-50

## Table of Contents

| Section | Pages |
| :---: | :---: |
| Electrical Specifications | 3-7 |
| DC Specifications | 3 |
| AC Specifications | 4 |
| Digital Specifications | 5 |
| Timing Diagrams | 5 |
| Switching Specifications | 6 |
| Absolute Maximum Ratings | 6 |
| Thermal Impedance | 7 |
| ESD | 7 |
| Pinout/Package Information | 8-9 |
| Pin Descriptions | 8 |
| Pin Configuration | 9 |
| Typical Performance Characteristics | 10-13 |
| Theory of Operation | 14-18 |
| Functional Description | 14 |
| Power-On Calibration | 14 |
| User-Initiated Reset | 15 |
| Analog Input | 15 |
| Clock Input | 16 |
| Jitter | 16 |
| Voltage Reference | 17 |
| Digital Outputs | 17 |
| Power Dissipation | 17 |
| Nap/Sleep | 17 |
| Data Format | 18 |


| Section | Pages |
| :--- | :---: |
| Serial Peripheral Interface | $18-24$ |
| SPI Physical Interface | 19 |
| SPI Configuration | 20 |
| DUT Information | 21 |
| Indexed DUT Configuration/Control | 21 |
| Global DUT Configuration/Control | 22 |
| DUT Test | 23 |
| SPI Memory Map | 24 |
| Equivalent Circuits | 25 |
| Layout Considerations | 25 |
| Definitions | 26 |
| Outline Dimensions | 27 |
| Ordering Guide | 28 |
| Revision History | 28 |

## KAD5510P-50

## Electrical Specifications

All specifications apply under the following conditions unless otherwise noted: AVDD $=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{A}_{\text {In }}=-1 \mathrm{dBFS}$, fsAMPLE $=500 \mathrm{MSPS}$.

## DC Specifications

|  |  |  | KAD5510P-50 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| Analog Input |  |  |  |  |  |  |
| Full-Scale Analog Input Range | $V_{\text {FS }}$ | Differential | 1.38 | 1.45 | 1.59 | $V_{\text {PP }}$ |
| Input Resistance | RIN | Differential |  | 500 |  | $\Omega$ |
| Input Capacitance | $\mathrm{Cin}^{\text {a }}$ | Differential |  | 4 |  | pF |
| Full Scale Range Temp. Drift | Avic | Full Temp |  | 90 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage | Vos |  |  | $\pm 1.5$ |  | mV |
| Gain Error | Eg |  |  | $\pm 0.6$ |  | \% |
| Common-Mode Output Voltage | $\mathrm{V}_{\text {CM }}$ |  |  | 0.535 |  | V |
| Power Requirements |  |  |  |  |  |  |
| 1.8V Analog Supply Voltage | AVDD |  | 1.7 | 1.8 | 1.9 | V |
| 1.8V Digital Supply Voltage | OVDD |  | 1.7 | 1.8 | 1.9 | V |
| 1.8V Analog Supply Current | IAVDD |  |  | 157 |  | mA |
| 1.8V Digital Supply Current | lovdd |  |  | 65 |  | mA |
| Power Supply Rejection Ratio | PSRR |  | -7.5 | 0.5 | 7.5 | $\mathrm{mV} / \mathrm{V}$ |
| Power Dissipation |  |  |  |  |  |  |
| Normal Mode | PD |  |  | 400 |  | mW |
| Nap Mode | PD |  |  | 40 |  | mW |
| Sleep Mode | PD |  |  | 10 |  | mW |

## KAD5510P-50

## AC Specifications

|  |  |  | KAD5510P-50 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions | Min | Tур | Max | Units |
| Differential Nonlinearity | DNL | $\mathrm{fiN}_{\text {I }}=10 \mathrm{MHz}$ | -1.0 | $\pm 0.5$ | 1.25 | LSB |
| Integral Nonlinearity | INL | $\mathrm{fiN}^{\text {a }}=10 \mathrm{MHz}$ | -2.5 | $\pm 0.5$ | 2.5 | LSB |
| Minimum Conversion Rate | $\mathrm{f}_{5} \mathrm{MIN}$ |  |  |  | TBD | MSPS |
| Maximum Conversion Rate | fs MAX |  | 500 |  |  | MSPS |
| Signal-to-Noise Ratio | SNR | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 59.9 |  |  | dBFS |
|  |  | $\mathrm{fiN}^{\text {a }}=70 \mathrm{MHz}$ | 59.8 |  |  | dBFS |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=140 \mathrm{MHz}$ | TBD | 59.8 |  | dBFS |
|  |  | $\mathrm{fin}^{\text {I }}$ = 230 MHz | 59.7 |  |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=400 \mathrm{MHz}$ | 59.5 |  |  | dBFS |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=974 \mathrm{MHz}$ | 58.1 |  |  | dBFS |
| Signal-to-Noise and Distortion ${ }^{1}$ | SINAD | $\mathrm{fiN}^{\mathrm{N}}=10 \mathrm{MHz}$ | 59.1 |  |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{N}}=70 \mathrm{MHz}$ | 59.0 |  |  | dBFS |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=140 \mathrm{MHz}$ | TBD 59.0 |  |  | dBFS |
|  |  | $\mathrm{fiN}_{\text {I }}=230 \mathrm{MHz}$ | 58.9 |  |  | dBFS |
|  |  | $\mathrm{fin}_{\text {I }}=400 \mathrm{MHz}$ | 58.0 |  |  | dBFS |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=974 \mathrm{MHz}$ | 51.5 |  |  | dBFS |
| Effective Number of Bits ${ }^{1}$ | ENOB | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 9.5 |  |  | Bits |
|  |  | $\mathrm{fin}^{\text {}}=70 \mathrm{MHz}$ | 9.5 |  |  | Bits |
|  |  | $\mathrm{fin}_{\mathrm{IN}}=140 \mathrm{MHz}$ | TBD 9.5 |  |  | Bits |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 9.5 |  |  | Bits |
|  |  | $\mathrm{f}_{\mathrm{IN}}=400 \mathrm{MHz}$ | 9.3 |  |  | Bits |
|  |  | $\mathrm{fin}_{\text {I }}=974 \mathrm{MHz}$ | 8.3 |  |  | Bits |
| Spurious-Free Dynamic Range ${ }^{1}$ | SFDR | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 84 |  |  | dBC |
|  |  | $\mathrm{fin}^{\text {}}=70 \mathrm{MHz}$ | 84 |  |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}$ | TBD 79 |  |  | dBc |
|  |  | $\mathrm{fiN}^{\mathrm{N}}=230 \mathrm{MHz}$ | 77 |  |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=400 \mathrm{MHz}$ | 71 |  |  | dBc |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=974 \mathrm{MHz}$ | 57 |  |  | dBC |
| Intermodulation Distortion | IMD | $\mathrm{fiN}^{\text {a }}=10 \mathrm{MHz}$ | TBD |  |  | dBC |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | TBD | TBD |  | dBC |
|  |  | $\mathrm{f}_{\mathrm{iN}}=170 \mathrm{MHz}$ | TBD |  |  | dBc |
| Two-Tone SFDR | 2TSFDR | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | TBD |  |  | dBC |
|  |  | $\mathrm{fin}_{\text {I }}=124 \mathrm{MHz}$ | TBD | TBD |  | dBC |
|  |  | $\mathrm{fin}_{\text {I }}=170 \mathrm{MHz}$ | TBD |  |  | dBc |
| Word Error Rate |  |  | 10-12 |  |  |  |
| Full Power Bandwidth | FPBW |  | 1.3 |  |  | GHz |

1. SFDR, SINAD and ENOB specifications apply after gain error and timing skew between ADC cores have been minimized through external calibration.

## KAD5510P-50

## Digital Specifications

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  |  |  |  |  |  |
| Input Current High (RESETN) | $1_{1 H}$ | $\mathrm{VIN}=1.8 \mathrm{~V}$ | 0 | 1 | 10 | $\mu \mathrm{A}$ |
| Input Current Low (RESETN) | $1 / 2$ | VIN $=0 \mathrm{~V}$ | 25 | 50 | 75 | $\mu \mathrm{A}$ |
| Input Current High (OUTMODE, NAP/SLP, CLKDIV, OUTFMT ) | $1{ }_{1+}$ |  | TBD | 25 | TBD | $\mu \mathrm{A}$ |
| Input Current Low (OUTMODE, NAP/SLP, CLKDIV, OUTFMT) | $1 /$. |  | TBD | 25 | TBD | $\mu \mathrm{A}$ |
| Input Capacitance | $C_{\text {d }}$ |  |  | 3 |  | pF |
| LVDS Outputs |  |  |  |  |  |  |
| Differential Output Voltage | $V_{T}$ |  |  | 210 |  | mV |
| Output Offset Voltage | Vos |  |  | TBD |  | mV |
| Output Rise Time | $t_{R}$ |  |  | 500 |  | ps |
| Output Fall Time | $t_{F}$ |  |  | 500 |  | ps |
| CMOS Outputs |  |  |  |  |  |  |
| Voltage Output High | VOH |  |  | OVDD-0.1 |  | V |
| Voltage Output Low | Vol |  |  | 0.1 |  | $\checkmark$ |
| Output Rise Time | $t_{R}$ |  |  | TBD |  | ns |
| Output Fall Time | ${ }_{\text {t }}$ |  |  | TBD |  | ns |

## Timing Diagrams



Figure 1. LVDS Timing Diagram



$$
t_{A} \rightarrow \mid \leftarrow
$$

Figure 2. CMOS Timing Diagram

## KAD5510P-50

## Switching Specifications

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC |  |  |  |  |  |
| Aperture Delay | $t_{A}$ |  | 375 |  | ps |
| RMS Aperture Jitter | $\mathrm{j}_{\text {A }}$ |  | 52 |  | fs |
| Input Clock to Output Clock Propagation Delay | tcpd | TBD | TBD | TBD | ps |
| Input Clock to Data Propagation Delay | $t_{\text {PD }}$ | TBD | TBD | TBD | ps |
| Output Clock to Data Propagation Delay | toc | TBD | TBD | TBD | ps |
| Latency (Pipeline Delay) | L |  | 15 |  | cycles |
| Over Voltage Recovery | tove |  | 1 |  | cycles |

## Absolute Maximum Ratings ${ }^{1}$

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| AVDD to AVSS | -0.4 | 2.1 | V |
| OVDD to OVSS | -0.4 | 2.1 | V |
| AVSS to OVSS | -0.3 | 0.3 | V |
| Analog Inputs to AVSS | -0.4 | AVDD + 0.3 | V |
| Clock Inputs to AVSS | -0.4 | AVDD + 0.3 | V |
| Logic Input to AVSS | -0.4 | OVDD +0.3 | V |
| Logic Inputs to OVSS | -0.4 | OVDD +0.3 | $\checkmark$ |
| Operating Temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |

1. Exposing the device to levels in excess of the maximum ratings may cause permanent damage. Exposure to maximum conditions for extended periods may affect device reliability.

## KAD5510P-50

## Thermal Impedance

| Parameter | Symbol | Typ | Unit |
| :--- | :---: | :---: | :---: |
| Junction to Paddle $^{2}$ | $\Phi_{\mathrm{JP}}$ | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $^{2}$ | $\Phi_{\mathrm{JC}}$ | TBD | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Ambient $^{2}$ | $\Phi_{\mathrm{JA}}$ | TBD | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

2. Paddle soldered to ground plane.

## ESD



Electrostatic charge accumulates on humans, tools and equipment and may discharge through any metallic package contacts (pins, balls, exposed paddle, etc.) of an integrated circuit. Industry-standard protection techniques have been utilized in the design of this product. However, reasonable care must be taken in the storage and handling of ESD sensitive products. Contact Kenet for the specific ESD sensitivity rating of this product.

## KAD5510P-50

Pin Descriptions

| Pin \# | LVDS [LVCMOS] Name | LVDS [LVCMOS] Function |
| :---: | :---: | :---: |
| 1,6,12, 19, 24, 71 | AVDD | 1.8V Analog Supply |
| 2-5, 13, 14, 17, 18, 28-35 | DNC | Do Not Connect |
| 7, 8, 11, 72 | AVSS | Analog Ground |
| 9, 10 | VINN, VINP | Analog Input Negative, Positive |
| 15 | VCM | Common Mode Output |
| 16 | CLKDIV | Clock Divider Control |
| 20, 21 | CLKP, CLKN | Clock Input True, Complement |
| 22 | OUTMODE | Output Mode (LVDS, LVCMOS) |
| 23 | NAPSLP | Power Control (Nap, Sleep modes) |
| 25 | RESETN | Power On Reset (Active Low) |
| 26, 45, 55, 65 | OVSS | Output Ground |
| 27, 36, 56 | OVDD | 1.8 V Output Supply |
| 37,38 | DON, DOP [NC, DO] | LVDS Bit 0 (LSB) Output Complement, True [NC, LVCMOS Bit 0] |
| 39,40 | DIN, DIP [NC, DI] | LVDS Bit 1 Output Complement, True [NC, LVCMOS Bit 1] |
| 41,42 | D2N, D2P [NC, D2] | LVDS Bit 2 Output Complement, True [NC, LVCMOS Bit 2] |
| 43, 44 | D3N, D3P [NC, D3] | LVDS Bit 3 Output Complement, True [NC, LVCMOS Bit 3] |
| 46 | RLVDS | LVDS Bias Resistor (connect to OVSS with a $10 \mathrm{k} \Omega, 1 \%$ resistor) |
| 47, 48 | CLKOUTN, CLKOUTP [NC, CLKOUT] | LVDS Clock Output Complement, True [NC, LVCMOS CLKOUT] |
| 49,50 | D4N, D4P [NC, D4] | LVDS Bit 4 Output Complement, True [NC, LVCMOS Bit 4] |
| 51,52 | D5N, D5P [NC, D5] | LVDS Bit 5 Output Complement, True [NC, LVCMOS Bit 5] |
| 53, 54 | D6N, D6P [NC, D6] | LVDS Bit 6 Output Complement, True [NC, LVCMOS Bit 6] |
| 57,58 | D7N, D7P [NC, D7] | LVDS Bit 7 Output Complement, True [NC, LVCMOS Bit 7] |
| 59,60 | D8N, D8P [NC, D8] | LVDS Bit 8 Output Complement, True [NC, LVCMOS Bit 8] |
| 61,62 | D9N, D9P [NC, D9] | LVDS Bit 9 (MSB) Output Complement, True [NC, LVCMOS Bit 9] |
| 63,64 | ORN, ORP [NC, OR] | LVDS Over Range Complement, True [NC, LVCMOS Over Range] |
| 66 | SDO | SPI Serial Data Output ( $4.7 \mathrm{k} \Omega$ pull-up to OVDD is required) |
| 67 | CSB | SPI Chip Select (active low) |
| 68 | SCLK | SPI Clock |
| 69 | SDIO | SPI Serial Data Input/Output |
| 70 | OUTFMT | Output Data Format (Two's Comp., Gray Code, Offset Binary) |
| Exposed Paddle | AVSS | Analog Ground |

LVCMOS Output Mode Functionality is shown in brackets (NC = No Connection)

## KAD5510P-50

## Pin Configuration



Figure 3. Pin Configuration

## KAD5510P-50

## Typical Performance Curves

All specifications apply under the following conditions unless otherwise noted: $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, Ain $=-1 \mathrm{dBFS}, \mathrm{f}_{\text {SAMPLE }}=500 \mathrm{MSPS}$.


Figure 4. SNR \& SFDR vs. fin
$\square$
Figure 6. SNR \& SFDR vs. AIN
$\square$
Figure 8. SNR \& SFDR vs. fsAMPLE
$\square$
Figure 5. HD2 \& HD3 vs. $\mathrm{fin}_{\mathrm{in}}$
$\square$
Figure 7. HD2 \& HD3 vs. AIN

TBD

Figure 9. HD2 \& HD3 vs. fsample

Note: SFDR, SINAD and ENOB specifications apply after gain error and timing skew between ADC cores have been minimized through external calibration.

## KAD5510P-50

## Typical Performance Curves



Figure 10. Power vs. fsAMPLE
$\square$
Figure 12. Integral Nonlinearity
$\square$
Figure 14. Noise Histogram


Figure 11. Differential Nonlinearity


Figure 13. SNR \& SFDR vs. VCM

TBD

Figure 15. Single Tone Spectrum @ 10 MHz

## KAD5510P-50

## Typical Performance Curves

$\square$
Figure 16. Single Tone Spectrum @ 70 MHz
$\square$
Figure 18. Single Tone Spectrum @ 240 MHz
$\square$
Figure 20. Two-Tone Spectrum @ 10 MHz


Figure 17. Single Tone Spectrum @ 140 MHz
$\square$
Figure 19. Single Tone Spectrum @ 500 MHz


Figure 21. Two-Tone Spectrum @ 70 MHz

## KAD5510P-50

## Typical Performance Curves

$\square$
Figure 22. Two-Tone Spectrum @ 140 MHz
$\square$
Figure 24. Two-Tone Spectrum @ 500 MHz
$\square$


Figure 23. Two-Tone Spectrum @ 240 MHz


Figure 25. SNR \& SFDR vs. Temperature

Figure 26. SNR \& SFDR vs. Power Supply Voltage

## KAD5510P-50

## Functional Description

The KAD5510P-50 is based upon a 10-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (Figure 27). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge domain techniques are used to successively compare the input to a series of reference charges. Decisions made during the successive approximation operations determine the digital code for each input value. The converter pipeline requires twelve samples to produce a result. Digital error correction is also applied, resulting in a total latency of fifteen clock cycles. This is evident to the user as a latency between the start of a conversion and the data being available on the digital outputs.
The device contains two A/D converter cores with carefully matched transfer characteristics. The cores are clocked on opposite clock edges, resulting in a doubling of the sample rate. The gain, offset and skew errors between the two cores are adjustable via the SPI port to minimize spurs associated with the interleaving process.
At start-up, each core performs a self-calibration to minimize gain and offset errors. The reset pin (RESETN) is initially set high at power-up and will remain in that state until the calibration is complete. The clock fre-
quency should remain fixed during this time, and no SPI communications should be attempted. Recalibration can be initiated via the SPI port at any time after the initial self-calibration.

## Power-On Calibration

At start-up, the core performs a self-calibration to minimize gain and offset errors. An internal power-onreset (POR) circuit detects the supply voltage ramps and initiates the calibration when the analog and digital supply voltages are above a threshold. The following conditions must be adhered to for the power-on calibration to execute successfully:

- A frequency-stable conversion clock must be applied to the CLKP/CLKN pins
- DNC pins (especially 3, 4 and 18) must not be pulled up or down
- SDO (pin 66) must be high
- RESETN (pin 25) must begin low
- SPI communications must not be attempted A user-initiated reset can subsequently be invoked in the event that the above conditions cannot be met at power-up.
The SDO pin requires an external $4.7 \mathrm{k} \Omega$ pull-up to OVDD. If the SDO pin is pulled low externally during power-up, calibration will not be executed properly.


Figure 27. ADC Core Block Diagram

## KAD5510P-50

After the power supply has stabilized the internal POR releases RESETN and an internal pull-up pulls it high, which starts the calibration sequence. The RESETN pin should be connected to an open-drain driver with a drive strength of less than 0.5 mA .
The calibration sequence is initiated on the rising edge of RESETN, as shown in Figure 28. The overrange output (OR) is set high once RESETN is pulled low, and remains in that state until calibration is complete. The OR output returns to normal operation at that time, so it's important that the analog input be within the converter's full-scale range in order to observe the transition. If the input is in an over-range condition the OR pin will stay high and it will not be possible to detect the end of the calibration cycle.
While RESETN is low, the output clock (CLKOUTP/CLKOUTN) stops toggling and is set low. Normal operation of the output clock resumes at the next input clock edge (CLKP/CLKN) after RESETN is deasserted. At 500MSPS the nominal calibration time is 300 ms .


Figure 28. Calibration Timing

## User Initiated Reset

Recalibration of the ADC can be initiated at any time by driving the RESETN pin low for a minimum of one clock cycle. An open-drain driver with a drive strength of less than 0.5 mA is recommended. As is the case during power-on reset, the SDO, RESETN and DNC pins must be in the proper state for the calibration to successfully execute.

## Analog Input

Each ADC core contains a fully differential input (AINP/AINN, BINP/BINN) to the sample and hold amplifier (SHA). The ideal full-scale input voltage is 1.45 V , centered at the VCM voltage of 0.535 V as shown in Figure 29.


Figure 29. Analog Input Range
Best performance is obtained when the analog inputs are driven differentially. The common mode output voltage, VCM, should be used to properly bias the inputs as shown in Figures 30 through 32. An RF transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (IF) inputs. Two different transformer input schemes are shown in Figures 30 and 31.


Figure 30. Transformer Input for General Purpose Applications


Figure 31. Transmission-line Transformer Input for High IF Applications
A back-to-back transformer scheme is used to improve common mode rejection, which keeps the common mode level of the input matched to VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the KAD5510P is $500 \Omega$.
The SHA design uses a switched capacitor input stage, which creates charge kick-back when the sampling capacitance is reconnected to the input voltage. This kick-back creates a disturbance at the input which must settle before the next sampling point. Lower source impedance will result in faster

## KAD5510P-50

settling and improved performance. Therefore a 1:1 transformer and low shunt resistance are recommended for optimal performance.


Figure 32. Differential Amplifier Input
A differential amplifier, as shown in Figure 32, can be used in applications that require dc-coupling. In this configuration the amplifier will typically dominate the achievable SNR and distortion performance.

## Clock Inpuł

The clock input circuit is a differential pair (see Figure 47). Driving these inputs with a high level (up to $1.8 \mathrm{~V}_{\text {PP }}$ on each input) sine or square wave will provide the lowest jitter performance. A transformer with 4:1 impedance ratio will provide increased drive levels.
The recommended drive circuit is shown in Figure 33. The clock can be driven single-ended, but this will reduce the edge rate and may impact SNR performance. The clock inputs are internally self-biased to AVDD/2 to facilitate ac coupling.


Figure 33. Recommended Clock drive
A selectable 2 X divider is provided in series with the clock input. The divider can be used in the 2 X mode with a sample clock equal to twice the desired sample rate. This will result in a clock input with $50 \%$ duty cycle and will maximize the converter's performance.

| CLKDIV Pin | Divide Ratio |
| :---: | :---: |
| AVSS | 2 |
| Float | 1 |
| AVDD | Not Allowed |

Table 1. CLKDIV Pin Settings
The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. Details on this are contained in the Serial Peripheral Interface section.

## Jitter

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter ( $t_{J}$ ) and SNR is shown in Equation 1 and is illustrated in Figure 34.

$$
S N R=20 \log _{10}\left(\frac{1}{2 \pi f_{\mathbb{N}} t_{J}}\right)
$$

Equation 1.


Figure 34. SNR vs. Clock Jitter
This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as linearity, aperture jitter and thermal noise. Internal aperture jitter is the uncertainty in the sampling instant shown in Figure 1. The internal aperture jitter combines with the input clock jitter in a root-sum-square fashion, since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

## KAD5510P-50

## Voltage Reference

A temperature compensated voltage reference provides the reference charges used in the successive approximation operations. The full-scale range of each A/D is proportional to the reference voltage. The nominal value of the voltage reference is 1.25 V .

## Digital Outputs

Output data is available as a parallel bus in LVDScompatible or CMOS modes. In either case, the data is presented in double data rate (DDR) format. Figures 1 and 2 show the timing relationships for LVDS and CMOS modes, respectively.
Additionally, the drive current for LVDS mode can be set to a nominal 3 mA or a power-saving 2 mA . The lower current setting can be used in designs where the receiver is in close physical proximity to the ADC. The applicability of this setting is dependent upon the PCB layout, therefore the user should experiment to determine if performance degradation is observed.
The output mode and LVDS drive current are selected via the OUTMODE pin as shown in Table 2.

| OUTMODE Pin | Mode |
| :---: | :---: |
| AVSS | LVCMOS |
| Float | LVDS, 3 mA |
| AVDD | LVDS, 2 mA |

Table 2. OUTMODE Pin Settings
The output mode can also be controlled through the SPI port, which overrides the OUTMODE pin setting. Details on this are contained in the Serial Peripheral Interface section.
An external resistor creates the bias for the LVDS drivers. A $10 \mathrm{k} \Omega, 1 \%$ resistor must be connected from the RLVDS pin to OVSS.

## Power Dissipation

The power dissipated by the KAD5510P is primarily dependent on the sample rate, but is also related to the input signal in CMOS output mode. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate. The output supply dissipation is approximately constant in LVDS mode, but linearly related to the clock frequency in CMOS mode. Figures 35 and 36 illustrate these relationships.


Figure 35. Power vs. Sample Rate, LVDS Mode


Figure 36. Power vs. Sample Rate, CMOS Mode

## Nap/Sleep

Portions of the device may be shut down to save power during times when operation of the ADC is not required. Two power saving modes are available: nap, and sleep. Nap mode reduces power dissipation to 40 mW and recovers to normal operation in approximately $1 \mu \mathrm{~s}$. Sleep mode reduces power dissipation to 10 mW but requires 1 ms to recover. The clock should remain running and at a fixed frequency during Nap or Sleep. Recovery time from Nap mode will increase if the clock is stopped, since the internal DLL can take up to $52 \mu$ s to regain lock at 500MSPS.
By default after the device is powered on, the operational state is controlled by the NAPSLP pin as shown in Table 3.

| NAPSLP Pin | Mode |
| :---: | :---: |
| AVSS | Normal |
| Float | Sleep |
| AVDD | Nap |

Table 3. NAPSLP Pin Settings

## KAD5510P-50

The power down mode can also be controlled through the SPI port, which overrides the NAPSLP pin setting. Details on this are contained in the Serial Peripheral Interface section. This is an indexed function when controlled from the SPI, but a global function when driven from the pin.

## Data Format

Output data can be presented in three formats: two's complement, Gray code and offset binary. The data format is selected via the OUTFMT pin as shown in Table 4.

| OUTFMT Pin | Mode |
| :---: | :---: |
| AVSS | Offset Binary |
| Float | Two's Complement |
| AVDD | Gray Code |

Table 4. OUTFMT Pin Settings
The data format can also be controlled through the SPI port, which overrides the OUTFMT pin setting. Details on this are contained in the Serial Peripheral Interface section.
Offset binary coding maps the most negative input voltage to code $0 \times 000$ (all zeros) and the most positive input to 0xFFF (all ones). Two's complement coding simply complements the MSB of the offset binary representation.
When calculating Gray code the MSB is unchanged. The remaining bits are computed as the XOR of the current bit position and the next most significant bit. Figure 37 shows this operation.


Figure 37. Binary to Gray Code Conversion
Converting back to offset binary from gray code must be done recursively, using the result of each bit for the next lower bit as shown in Figure 38.


Figure 38. Gray Code to Binary Conversion
Mapping of the input voltage to the various data formats is shown in Table 5.

| Input <br> Voltage | Offset <br> Binary | Two's <br> Complement | Gray <br> Code |
| :---: | :---: | :---: | :---: |
| -Full Scale | 0000000000 | 1000000000 | 0000000000 |
| -Full Scale <br> + 1LSB | 0000000001 | 1000000001 | 0000000001 |
| Mid-Scale | 1000000000 | 0000000000 | 1100000000 |
| +Full Scale <br> -1LSB | 1111111110 | 0111111110 | 1000000001 |
| +Full Scale | 1111111111 | 011111111 | 1000000000 |

Table 5. Input Voltage to Output Code Mapping

## Serial Peripheral Interface

A serial peripheral interface (SPI) bus is used to facilitate configuration of the device and to optimize performance. The SPI bus consists of chip select (CSB), serial clock (SCLK) and serial data input/output (SDIO). The maximum SCLK rate is equal to the ADC sample rate (fsample) divided by 16 for write operations and $\mathrm{f}_{\text {SAMPLE }}$ divided by 66 for reads. At $\mathrm{f}_{\text {SAMPLE }}=$ 250 MHz , maximum SCLK is 15.63 MHz for writing and 3.79 MHz for write operations. There is no minimum sCLK rate.
The following sections describe various registers that are used to configure the SPI or adjust performance


Figure 39. MSB-First Addressing


Figure 40. LSB-First Addressing
or functional parameters. Many registers in the available address space ( $0 \times 00$ to $0 x F F$ ) are not defined in this document. Additionally, within a defined register there may be certain bits or bit combinations that are reserved. Undefined registers and undefined values within defined registers are reserved and should not be selected. Setting any reserved register or value may produce indeterminate results.

## SPI Physical Interface

The SPI port operates in a half or full duplex master/slave configuration, with the KAD5510P-50 functioning as a slave. Multiple slave devices can interface to a single master. The chip-select bar (CSB) pin determines when a slave device is being addressed. Multiple slave devices can be written to concurrently, but only one slave device can be read from at a given time. If multiple slave devices are selected for reading at the same time, the results will be indeterminate.
The serial clock pin (SCLK) provides synchronization for the data transfer. By default, all data is presented on the serial data input/output (SDIO) pin. The state of the SDIO pin is set automatically in the communication protocol (described below). A dedicated serial data output pin (SDO) can be activated by setting $0 \times 00[7]$ high to allow operation in full duplex mode.
The communication protocol begins with an instruction/address phase. The first rising SCLK edge following a high to low transition on CSB determines the
beginning of the two-byte instruction/address command. Data can be presented in MSB-first order or LSB-first order. The default is MSB-first, but this can be changed by setting $0 \times 00[6]$ high. Figures 39 and 40 show the appropriate bit ordering for the MSB-first and LSB-first modes, respectively. In MSB-first mode the address is incremented for multi-byte transfers, while in LSB-first mode it's decremented.
In the default mode the MSB is R/W, which determines if the data is to be read (active high) or written. The next two bits, W1 and WO, determine the number of data bytes to be read or written (see Table 6). The lower 13 bits contain the first address for the data transfer. This relationship is illustrated in Figure 41, and timing values are given in the Switching Specifications section.
After the instruction/address bytes have been read, the appropriate number of data bytes are written to or read from the ADC (based on the R/W bit status). The data transfer will continue as long as CSB remains low and SCLK is active. Stalling of the CSB pin is allowed at any byte boundary (instruction/address or data) if the number of bytes being transferred is three or less. For transfers of four bytes or more, CSB is allowed stall in the middle of the instruction/address bytes or before the first data byte. If CSB transitions to a high state after that point the state machine will reset and terminate the data transfer.

## KAD5510P-50



Figure 41. Instruction/Address Phase


Figure 42. 2-Byte Transfer


Figure 43. N -Byte Transfer

| [W1:W0] | Bytes Transferred |
| :---: | :---: |
| 00 | 1 |
| 01 | 2 |
| 10 | 3 |
| 11 | 4 or more |

## Table 6. Byte Transfer Selection

Figures 42 and 43 illustrate the timing relationships for 2-byte and N -byte transfers, respectively. The operation for a 3-byte transfer can be inferred from these diagrams.

## SPI Configuration

Address 0x00: chip_port_config
Bit ordering and SPI reset are controlled by this register. Bit order can be selected as MSB to LSB (MSB first) or LSB to MSB (LSB first) to accommodate various microcontrollers.
Bit 7 SDO Active

Bit 6 LSB First
Setting this bit high configures the SPI to interpret serial data as arriving in LSB to MSB order.
Bit 5 Soft Reset

## KAD5510P-50

Setting this bit high resets all SPI registers to default values.
Bit 4 Reserved
This bit should always be set high.
Bits 3:0 These bits should always mirror bits $4: 7$ to avoid ambiguity in bit ordering.

## Address 0x02: burst_end

If a series of sequential registers are to be set, burst mode can improve throughput by eliminating redundant addressing. In 3 -wire SPI mode the burst is ended by pulling the CSB pin high. If the device is operated in 2-wire mode the CSB pin is not available. In that case, setting the burst_end address determines the end of the transfer. During a write operation, the user must be cautious to transmit the correct number of bytes based on the starting and ending addresses.
Bits 7:0 Burst End Address
This register value determines the ending address of the burst data.

## DUT Information

Address 0x08: chip_id
Address 0x09: chip_version
The generic die identifier and a revision number, respectively, can be read from these two registers.

## Indexed DUT Configuration/Control

## Address 0x10: device_index_A

Bits 1:0 ADC01, ADC00
Determines which ADC is addressed. Valid states for this register are $0 \times 01$ or $0 \times 10$. The two ADC cores cannot be adjusted concurrently.
A common SPI map, which can accommodate sin-gle-channel or multi-channel devices, is used for all Kenet ADC products. Certain configuration commands (identified as Indexed in the SPI map) can be executed on a per-converter basis. This register determines which converter is being addressed for an Indexed command. It is important to note that only a single converter can be addressed at a time.
This register defaults to 00h, indicating that no ADC is addressed.
Address $0 \times 20$ : offset_coarse

## Address 0x21: offset_fine

The input offset of the ADC core can be adjusted in fine and coarse steps. Both adjustments are made
via an 8-bit word as detailed in Table 7. The data format is twos complement.
The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

| Parameter | 0x20[7:0] <br> Coarse Offset | 0x21[7:0] <br> Fine Offset |
| :---: | :---: | :---: |
| Steps | 256 | 256 |
| -Full Scale (0x80) | -24.0 mV | -1.7 mV |
| Mid-Scale (0x00) | 0.0 mV | 0.0 mV |
| +Full Scale (0x7F) | +23.8 mV | +1.7 mV |
| Nominal Step Size | $187.5 \mu \mathrm{~V}$ | $13.3 \mu \mathrm{~V}$ |

Table 7. Offset Adjustments
Address 0x22: gain_coarse
Address 0x23: gain_medium
Address 0x24: gain_fine
Gain of the ADC core can be adjusted in coarse, medium and fine steps. Coarse gain is a 4-bit adjustment while medium and fine are 8 -bit. The data format is twos complement for all three registers.
The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

| Parameter | 0x22[3:0] <br> Coarse Gain |
| :---: | :---: |
| Steps | 16 |
| -Full Scale (0×08) | $-11.2 \%$ |
| Mid-Scale (0x00) | $0.0 \%$ |
| +Full Scale (0x07) | $+9.8 \%$ |
| Nominal Step Size | $1.4 \%$ |

Table 8. Coarse Gain Adjustment

## KAD5510P-50

| Parameter | 0x23[7:0] <br> Medium Gain | 0x24[7:0] <br> Fine Gain |
| :---: | :---: | :---: |
| Steps | 256 | 256 |
| -Full Scale (0x80) | $-10.56 \%$ | $-1.06 \%$ |
| Mid-Scale (0x00) | $0.0 \%$ | $0.0 \%$ |
| +Full Scale (0x7F) | $+10.48 \%$ | $+1.05 \%$ |
| Nominal Step Size | $0.0825 \%$ | $0.00825 \%$ |

Table 9. Medium and Fine Gain Adjustments

## Address 0x25: modes

Two distinct reduced power modes can be selected. By default, the tri-level NAPSLP pin can select normal operation, nap or sleep modes (refer to Nap/Sleep section). This functionality can be overridden and controlled through the SPI. This is an indexed function when controlled from the SPI, but a global function when driven from the pin. This register is not changed by a Soft Reset.

| Value | 0x25[2:0] <br> Power Down Mode |
| :---: | :---: |
| 000 | Pin Control |
| 001 | Normal Operation |
| 010 | Nap Mode |
| 100 | Sleep Mode |

Table 10. Power Down Control

## Global DUT Configuration/Control

## Address 0x70: skew_diff

The value in the skew_diff register adjusts the timing skew between the two ADCs cores. The nominal range and resolution of this adjustment are given in Table 11. The default value of this register after power-up is 00h.

| Parameter | 0x70[7:0] <br> Differential Skew |
| :---: | :---: |
| Steps | 256 |
| -Full Scale (0×08) | -6.5 ps |
| Mid-Scale (0x00) | 0.0 ps |
| +Full Scale (0x07) | +6.5 ps |
| Nominal Step Size | 51 fs |

Table 11. Differential Skew Adjustment

## Address 0x71: phase_slip

When using a clock divider, it's not possible to determine the synchronization of the incoming and divided clock phases. This is particularly important when multiple ADCs are used in a time-interleaved system. The phase slip feature allows the rising edge of the divided clock to be advanced by one input clock cycle, as shown in Figure 44.


Figure 44. Phase Slip

## Address 0x72: clock_divide

The KAD5510P has a selectable clock divider that can be set to divide by four, two or one (no division). By default, the tri-level CLKDIV pin selects the divisor (refer to Clock Input section). This functionality can be overridden and controlled through the SPI, as shown in Table 12. This register is not changed by a Soft Reset.

| Value | 0x72[2:0] <br> Clock Divider |
| :---: | :---: |
| 000 | Pin Control |
| 001 | Divide by 1 |
| 010 | Divide by 2 |
| 100 | Divide by 4 |

Table 12. Clock Divider Selection

## Address 0x73: output_mode_A

The output_mode_A register controls the physical output format of the data, as well as the logical coding. The KAD5510P can present output data in two physical formats: LVDS or LVCMOS. Additionally, the drive strength in LVDS mode can be set high ( 3 mA ) or low (2mA). By default, the tri-level OUTMODE pin selects the mode and drive level (refer to Digital Outputs section). This functionality can be overridden and controlled through the SPI, as shown in Table 13.
Data can be coded in three possible formats: two's complement, Gray code or offset binary. By default, the tri-level OUTFMT pin selects the data format (refer to Data Format section). This functionality can be

## KAD5510P-50

overridden and controlled through the SPI, as shown in Table 14.
This register is not changed by a Soft Reset.

| Value | 0x93[7:5] <br> Output Mode |
| :---: | :---: |
| 000 | Pin Control |
| 001 | LVDS 2mA |
| 010 | LVDS 3mA |
| 100 | LVCMOS |

Table 13. Output Mode Control

| Value | 0x93[2:0] <br> Output Format |
| :---: | :---: |
| 000 | Pin Control |
| 001 | Two's Complement |
| 010 | Gray Code |
| 100 | Offset Binary |

Table 14. Output Format Control
Address 0x74: output_mode_B

## Address 0x75: config_status

Bit 6 DLL Range
This bit sets the DLL operating range to fast (TBD2MSPS to 250MSPS) or slow (40 to TBDIMSPS).
The output_mode_B and config_status registers are used in conjunction to enable DDR mode and select the frequency range of the DLL clock generator. The method of setting these options is different from the other registers.


Figure 45. Setting output_mode_B register
The procedure for setting output_mode_B is shown in Figure 45. Read the contents of output_mode_B and config_status and XOR them. Then XOR this result with the desired value for output_mode_B and write that XOR result to the register.

## DUT Test

The KAD2512 can produce preset or user defined patterns on the digital outputs to facilitate in-situ test-
ing. A static word can be placed on the output bus, or two different words can alternate. In the alternate mode, the values defined as Word 1 and Word 2 (as shown in Table 15) are set on the output bus on alternating clock phases.

## Address 0xC0: test_io

Bits 7:6 User Test Mode
These bits set the test mode to static ( $0 \times 00$ ) or alternate ( $0 \times 01$ ) mode. Other values are reserved.
The four LSBs in this register (Output Test Mode) determine the test pattern in combination with registers $0 \times C 2$ through $0 x C 5$. Refer to Table 16.

| Value | OxC0[3:0] <br> Output Test Mode | Word 1 | Word 2 |
| :---: | :---: | :---: | :---: |
| 0000 | Off |  |  |
| 0001 | Midscale | $0 x 8000$ | N/A |
| 0010 | Positive Full-Scale | 0xFFFF | N/A |
| 0011 | Negative Full-Scale | 0x0000 | N/A |
| 0100 | Checkerboard | 0xAAAA | 0x5555 |
| 0101 | Reserved | N/A | N/A |
| 0110 | Reserved | N/A | N/A |
| 0111 | One/Zero | 0xFFFF | 0x0000 |
| 1000 | User Pattern | user_patt1 | user_patt2 |

Table 15. Output Test Modes

## Address 0xC2: user_patt1_Isb

Address 0xC3: user_patt1_msb
These registers define the lower and upper eight bits, respectively, of the first user-defined test word.
Address 0xC2: user_patt2_Isb
Address 0xC3: user_patt2_msb
These registers define the lower and upper eight bits, respectively, of the second user-defined test word.

## KAD5510P-50

## SPI Memory Map

|  | $\begin{gathered} \text { Addr } \\ \text { (Hex) } \end{gathered}$ | Parameter Name | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Def. Value (Hex) | Indexed/ Global |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00 | port_config | SDO Active | LSB First | Soft Reset |  |  | Mirror (bit5) | Mirror (bit6) | Mirror (bit7) | 00h | G |
|  | 01 | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 02 | burst_end | Burst end address [7:0] |  |  |  |  |  |  |  | 00h | G |
|  | 03-07 | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 08 | chip_id | Chip ID \# |  |  |  |  |  |  |  | Read only | G |
|  | 09 | chip_version | Chip Version \# |  |  |  |  |  |  |  | Read only | G |
|  | 10 | device_index_A | Reserved |  |  |  |  |  | ADC01 | ADC00 | 00h | I |
|  | 11-1F | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 20 | offset_coarse | Coarse Offset |  |  |  |  |  |  |  | cal. value | 1 |
|  | 21 | offset_fine | Fine Offset |  |  |  |  |  |  |  | cal. value | I |
|  | 22 | gain_coarse | Reserved |  |  |  | Coarse Gain |  |  |  | cal. value | I |
|  | 23 | gain_medium | Medium Gain |  |  |  |  |  |  |  | cal. value | I |
|  | 24 | gain fine | Fine Gain |  |  |  |  |  |  |  | cal. value | I |
|  | 25 | modes |  |  |  |  |  | Power Down Mode [2:0] 000=Pin Control <br> 001=Normal Operation <br> 010=Nap <br> 100=Sleep <br> other codes=reserved |  |  | $\begin{array}{r} \text { OOh } \\ \mathrm{NOT} \\ \text { affected } \\ \text { by Soft } \\ \text { Reset } \end{array}$ | 1 |
|  | 26-5F | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 60-6F | reserved | Reserved |  |  |  |  |  |  |  |  |  |
|  | 70 | skew_diff | Differential Skew |  |  |  |  |  |  |  | 7Fh | G |
|  | 71 | phase_slip | Reserved |  |  |  |  |  |  | Next Clock Edge | 00h | G |
|  | 72 | clock_divide |  |  |  |  |  | Clock Divide [2:0] 000=Pin Control $001=$ divide by 1 010=divide by 2 100=divide by 4 other codes=reserved |  |  | OOh NOT affected by Soft Reset | G |
|  | 73 | output_mode_A | Output Mode [2:0] <br> 000=Pin Control <br> 001=LVDS 2mA <br> 010=LVDS 3mA <br> 100=LVCMOS <br> other codes=reserved |  |  |  |  | Output Format [2:0] <br> 000=Pin Control <br> 001=Twos Complement <br> 010=Gray Code <br> 100=Offset Binary <br> other codes=reserved |  |  | $\begin{array}{r} \text { OOh } \\ \mathrm{NOT} \\ \text { affected } \\ \text { by Soft } \\ \text { Reset } \end{array}$ | G |
|  | 74 | output_mode_B |  | $\begin{aligned} & \text { DLL Range } \\ & 0=\text { fast } \\ & \text { l=slow } \end{aligned}$ |  |  |  |  |  |  | OOh NOT affected by Soft Reset | G |
|  | 75 | config_status |  | XOR Result |  |  |  |  |  |  | Read Only | G |
|  | 76-BF | reserved | Reserved |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \frac{\pi}{0} \\ & \frac{5}{2} \end{aligned}$ | C0 | test_io | $\begin{aligned} & \hline \text { User Test Mode [2:0] } \\ & 00=\text { Single } \\ & 01=\text { Alternate } \\ & 10=\text { Single Once } \\ & 11=\text { Alternate Once } \end{aligned}$ |  | Reset PN | Reset PN <br> Short Gen | Output Test Mode [3:0] |  |  |  | 00h | G |
|  |  |  |  |  | Long Gen |  | $\begin{aligned} & 0=\mathrm{Off} \\ & 1=\mathrm{Mic} \\ & 2=+\mathrm{Fs} \\ & 3=-\mathrm{Fs} \\ & 4=\mathrm{Ch} \\ & 5=\mathrm{res} \\ & 6=\text { res } \end{aligned}$ | hort <br> oard | 7=One/Zero <br> 8=User Input <br> 9-15=reserve | Word Toggle |  |  |
|  | C1 | Reserved | Reserved |  |  |  |  |  |  |  | 00h | G |
|  | C2 | user_pattl_Isb | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | 00h | G |
|  | C3 | user_pattl_msb | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | 00h | G |
|  | C4 | user_patt2_Isb | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | 00h | G |
|  | C5 | user_patt2_msb | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | 00h | G |
|  | C6-FF | reserved | Reserved |  |  |  |  |  |  |  |  |  |

Table 16. SPI Memory Map

## Equivalent Circuits



Figure 46. Analog Inputs


Figure 47. Clock Inputs


Figure 48. Tri-Level Digital Inputs


Figure 49. Digital Inputs


Figure 50. LVDS Outputs


Figure 51. CMOS Outputs


Figure 52. VCM_OUT Output

## Layout Considerations

## Split Ground and Power Planes

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

## Clock Input Considerations

Use matched transmission lines to the transformer inputs for the analog input and clock signals. Locate transformers and terminations as close to the chip as possible.

## KAD5510P-50

## Exposed Paddle

The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for optimal thermal performance.

## Bypass and Filtering

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

## LVDS Outputs

Output traces and connections must be designed for $50 \Omega$ ( $100 \Omega$ differential) characteristic impedance. Keep traces direct and minimize bends where possible. Avoid crossing ground and power plane breaks with signal traces.

## LVCMOS Outputs

Output traces and connections must be designed for $50 \Omega$ characteristic impedance.

## Unused Inputs

Standard logic inputs (RESETN, CSB, SCLK, SDIO, SDO) which will not be operated do not require connection to ensure optimal ADC performance. These inputs can be left floating if they are not used. Tri-level inputs (NAPSLP, OUTMODE, OUTFMT, CLKDIV) accept a floating input as a valid state, and therefore should be biased according to the desired functionality.

## Definitions

Analog Input Bandwidth is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth.
Aperture Delay or Sampling Delay is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.
Aperture Jitter is the RMS variation in aperture delay for a set of samples.

Clock Duty Cycle is the ratio of the time the clock wave is at logic high to the total time of one clock period.
Differential Non-Linearity (DNL) is the deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits (ENOB) is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as: ENOB = (SINAD-1.76) / 6.02
Gain Error is the ratio of the difference between the voltages that cause the lowest and highest code transitions to the full-scale voltage (less 2 LSB). It is typically expressed in percent.
Integral Non-Linearity (INL) is the deviation of each individual code from a line drawn from negative fullscale ( $1 / 2$ LSB below the first code transition) through positive full-scale ( $1 / 2$ LSB above the last code transition). The deviation of any given code from this line is measured from the center of that code.
Least Significant Bit (LSB) is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is $\mathrm{V}_{\text {FS }} /\left(2^{\mathrm{N}}-1\right)$ where N is the resolution in bits.

Missing Codes are output codes that are skipped and will never appear at the ADC output. These codes cannot be reached with any input value.
Most Significant Bit (MSB) is the bit that has the largest value or weight.
Pipeline Delay is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the data.
Power Supply Rejection Ratio (PSRR) is the ratio of a change in input voltage necessary to correct a change in output code that results from a change in power supply voltage.
Signal to Noise-and-Distortion (SINAD) is the ratio of the RMS signal amplitude to the RMS value of the sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.

Signal-to-Noise Ratio (without Harmonics) is the ratio of the RMS signal amplitude to the sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.
SNR and SINAD are either given in units of dBC ( dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS ( $d B$ to full scale) when the converter's full-scale input power is used as the reference.

## KAD5510P-50

Spurious-Free-Dynamic Range (SFDR) is the ratio of the RMS signal amplitude to the RMS value of the peak spurious spectral component. The peak spurious spectral component may or may not be a harmonic.
Two-Tone SFDR is the ratio of the RMS value of the lowest power input tone to the RMS value of the peak spurious component, which may or may not be an IMD product.

## Outline Dimensions



Figure 53. 72QFN Dimensions

## KAD5510P-50

## Ordering Guide

The KAD5510P-50 is compliant with EU directive 2002/95/EC regarding the Restriction of Hazardous Substances (RoHS). Contact Kenet for a materials declaration for this product.

| Model | Speed | Package | Temp. Range |
| :--- | :---: | :---: | :---: |
| KAD5510P-50Q72 | 500 MSPS | $72-$ QFN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## Revision History

| 14-May-07: | Rev 0.1 | Updated to new format |
| :--- | :--- | :--- |
| 21-Jun-07: | Rev 0.2 | Errata Updated |
| 13-Aug-07: | Rev 0.3 | Content/specification updates |
| 07-Dec-07: | Rev 0.4 | Content/specification updates |
| 21-Feb-08: | Rev 0.5 | Updated specifications, added functional descriptions |
| 19-Mar-08 | Rev 0.5.1 | Corrected minor typos |

## Preliminary Datasheet

This datasheet contains preliminary technical data, which is subject to change without notice. Contact Kenet prior to initiating design activity using this product.

