

DATA SHEET

TDA8761A

**9-bit analog-to-digital converter for
digital video**

Product specification
Supersedes data of 1997 Aug 21
File under Integrated Circuits, IC02

1998 Nov 03

9-bit analog-to-digital converter for digital video

TDA8761A

FEATURES

- 9-bit resolution
- Sampling rate up to 40 MHz
- DC sampling allowed
- One clock cycle conversion only
- High signal-to-noise ratio over a large analog input frequency range (8.2 effective bits at 10 MHz full-scale input at $f_{\text{clk}} = 30$ MHz)
- No missing codes guaranteed
- In Range (IR) CMOS output
- Levels TTL and CMOS compatible digital inputs
- 3 to 5 V CMOS digital outputs
- Low-level AC clock input signal allowed
- External reference voltage regulator
- Power dissipation only 158 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample-and-hold circuit required.

APPLICATIONS

Analog-to-digital conversion for:

- Video data digitizing
- Digital Video Broadcasting (DVB)
- Cable TV.

GENERAL DESCRIPTION

The TDA8761A is a 9-bit Analog-to-Digital Converter (ADC) for professional video and digital video set box applications. It converts the analog input signal into 9-bit binary-coded digital words at a maximum sampling rate of 40 MHz. Its linearity performance ensures the required conversion accuracy in the event of 256-QAM demodulator concept and for all symbol frequencies. All digital inputs and outputs are TTL and CMOS compatible, although a low-level sine wave clock input signal is allowed.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{CCA}	analog supply voltage		4.75	5.0	5.25	V
V_{CCD}	digital supply voltage		4.75	5.0	5.25	V
V_{CCO}	output stages supply voltage		3.0	3.3	5.25	V
I_{CCA}	analog supply current		–	18	24	mA
I_{CCD}	digital supply current		–	13	18	mA
I_{CCO}	output stages supply current	$f_{\text{clk}} = 30$ MHz; ramp input	–	1	2	mA
INL	integral non-linearity	$f_{\text{clk}} = 30$ MHz; ramp input	–	± 0.8	± 1.6	LSB
AINL	AC integral non-linearity	full-scale input sine wave; note 1	–	± 0.75	0.9	LSB
		50% full-scale input sine wave; note 1	–	± 0.5	± 0.75	LSB
DNL	differential non-linearity	$f_{\text{clk}} = 30$ MHz; ramp input	–	± 0.3	± 0.7	LSB
ADNL	AC differential non-linearity	full-scale input sine wave; note 1	–	± 0.5	± 0.75	LSB
		50% full-scale input sine wave; note 1	–	± 0.3	± 0.5	LSB
$f_{\text{clk(max)}}$	maximum clock frequency		40	–	–	MHz
P_{tot}	total power dissipation		–	158	173	mW

Note

1. $f_i = 10$ MHz and $f_{\text{clk}} = 30$ MHz; $f_i = 8$ MHz and $f_{\text{clk}} = 20$ MHz.

9-bit analog-to-digital converter for digital video

TDA8761A

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TDA8761AM	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1

BLOCK DIAGRAM




Fig.1 Block diagram.

9-bit analog-to-digital converter for digital video

TDA8761A

PINNING

SYMBOL	PIN	DESCRIPTION
CLK	1	clock input
\overline{TC}	2	two's complement input (active LOW)
V _{CCA}	3	analog supply voltage (5 V)
AGND	4	analog ground
n.c.	5	not connected
V _{RB}	6	reference voltage BOTTOM input
V _{RM}	7	reference voltage MIDDLE
V _I	8	analog input voltage
V _{RT}	9	reference voltage TOP input
\overline{OE}	10	output enable input (CMOS level input, active LOW)
V _{CCD2}	11	digital supply voltage 2 (5 V)
DGND2	12	digital ground 2
V _{CCO}	13	supply voltage for output stages (3 to 5 V)
OGND	14	output ground
n.c.	15	not connected
n.c.	16	not connected
D0	17	data output; bit 0 (LSB)
D1	18	data output; bit 1
D2	19	data output; bit 2
D3	20	data output; bit 3
D4	21	data output; bit 4
D5	22	data output; bit 5
D6	23	data output; bit 6
D7	24	data output; bit 7
D8	25	data output; bit 8 (MSB)
IR	26	in range data output
DGND1	27	digital ground 1
V _{CCD1}	28	digital supply voltage 1 (5 V)




Fig.2 Pin configuration.

9-bit analog-to-digital converter for digital video

TDA8761A

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CCA}	analog supply voltage	note 1	-0.3	+7.0	V
V_{CCD}	digital supply voltage	note 1	-0.3	+7.0	V
V_{CCO}	output stages supply voltage	note 1	-0.3	+7.0	V
ΔV_{CC}	supply voltage differences between				
	V_{CCA} and V_{CCD}		-1.0	+1.0	V
	V_{CCD} and V_{CCO}		-1.0	+4.0	V
	V_{CCA} and V_{CCO}		-1.0	+4.0	V
V_I	input voltage	referenced to AGND	-0.3	+7.0	V
$V_{i(p-p)}$	AC input voltage for switching (peak-to-peak value)	referenced to DGND	-	V_{CCD}	V
I_O	output current		-	10	mA
T_{stg}	storage temperature		-55	+150	°C
T_{amb}	operating ambient temperature		0	+70	°C
T_j	junction temperature		-	+150	°C

Note

- The supply voltages V_{CCA} , V_{CCD} and V_{CCO} may have any value between -0.3 and +7.0 V provided that the supply voltage differences ΔV_{CC} are respected.

HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	110	K/W

9-bit analog-to-digital converter for digital video

TDA8761A

CHARACTERISTICS

$V_{CCA} = V_3$ to $V_4 = 4.75$ to 5.25 V; $V_{CCD} = V_{11}$ to V_{12} and V_{28} to $V_{27} = 4.75$ to 5.25 V; $V_{CCO} = V_{13}$ to $V_{14} = 3.0$ to 5.25 V; AGND and DGND shorted together; $T_{amb} = 0$ to 70 °C; typical values measured at $V_{CCA} = V_{CCD} = 5$ V and $V_{CCO} = 3.3$ V; $V_{i(p-p)} = 1.8$ V; $C_L = 15$ pF and $T_{amb} = 25$ °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V_{CCA}	analog supply voltage		4.75	5.0	5.25	V
V_{CCD}	digital supply voltage		4.75	5.0	5.25	V
V_{CCO}	output stages supply voltage		3.0	3.3	5.25	V
ΔV_{CC}	supply voltage differences between					
	V_{CCA} and V_{CCD}		-0.2	-	+0.2	V
	V_{CCA} and V_{CCO}		-0.2	-	+2.25	V
	V_{CCD} and V_{CCO}		-0.2	-	+2.25	V
I_{CCA}	analog supply current		-	18	24	mA
I_{CCD}	digital supply current		-	13	18	mA
I_{CCO}	output stages supply current	$f_{clk} = 30$ MHz; ramp input	-	1	2	mA
Inputs						
CLOCK INPUT CLK (REFERENCED TO DGND); note 1						
V_{IL}	LOW-level input voltage		0	-	0.8	V
V_{IH}	HIGH-level input voltage		2	-	V_{CCD}	V
I_{IL}	LOW-level input current	$V_{clk} = 0.8$ V	-1	0	+1	μ A
I_{IH}	HIGH-level input current	$V_{clk} = 2$ V	-	2	10	μ A
Z_i	input impedance	$f_{clk} = 30$ MHz	-	2	-	k Ω
C_i	input capacitance		-	2	-	pF
INPUTS \overline{OE} AND \overline{TC} (REFERENCED TO DGND); see Table 2						
V_{IL}	LOW-level input voltage		0	-	0.8	V
V_{IH}	HIGH-level input voltage		2	-	V_{CCD}	V
I_{IL}	LOW-level input current	$V_{IL} = 0.8$ V	-1	-	-	μ A
I_{IH}	HIGH-level input current	$V_{IH} = 2.0$ V	-	-	1	μ A
V_i (ANALOG INPUT VOLTAGE REFERENCED TO AGND)						
I_{IL}	LOW-level input current	$V_i = V_{RB} = 1.3$ V	-	17	-	μ A
I_{IH}	HIGH-level input current	$V_i = V_{RT} = 3.43$ V	-	35	-	μ A
Z_i	input impedance	$f_i = 10$ MHz	-	8	-	k Ω
C_i	input capacitance		-	5	-	pF

9-bit analog-to-digital converter for digital video

TDA8761A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Reference voltages for the resistor ladder; see Table 1						
V_{RB}	reference voltage BOTTOM		1.2	1.3	2.45	V
V_{RT}	reference voltage TOP		3.2	3.43	$V_{CCA} - 0.8$	V
V_{diff}	differential reference voltage $V_{RT} - V_{RB}$		2	2.13	3.0	V
I_{ref}	reference current	$V_{RT} - V_{RB} = 2.13$ V	–	8.7	–	mA
R_{LAD}	resistor ladder		–	245	–	Ω
TC_{RLAD}	temperature coefficient of the resistor ladder		–	1860	–	ppm
			–	456	–	m Ω /K
V_{osB}	offset voltage BOTTOM	note 2	–	160	–	mV
V_{osT}	offset voltage TOP	note 2	–	160	–	mV
$V_{i(p-p)}$	analog input voltage (peak-to-peak value)	note 3	1.7	1.81	2.55	V
Outputs						
DIGITAL OUTPUTS D8 TO D0 AND IR (REFERENCED TO OGND)						
V_{OL}	LOW-level output voltage	$I_{OL} = 1$ mA	0	–	0.5	V
V_{OH}	HIGH-level output voltage	$I_{OH} = -1$ mA	$V_{CCO} - 0.5$	–	V_{CCO}	V
I_{OZ}	output current in 3-state mode	0.5 V < V_O < V_{CCO}	–20	–	+20	μ A
Switching characteristics						
CLOCK INPUT CLK; see Fig.4; note 1						
$f_{clk(max)}$	maximum clock frequency		40	–	–	MHz
t_{CPH}	clock pulse width HIGH		10	–	–	ns
t_{CPL}	clock pulse width LOW		10	–	–	ns
Analog signal processing						
LINEARITY						
INL	integral non-linearity	$f_{clk} = 30$ MHz; ramp input	–	± 0.4	± 1	LSB
AINL	AC integral non-linearity	full-scale input sine wave; note 4	–	± 0.75	± 0.9	LSB
		50% full-scale input sine wave; note 4	–	± 0.5	± 0.75	LSB
DNL	differential non-linearity	$f_{clk} = 30$ MHz; ramp input	–	± 0.3	± 0.7	LSB
ADNL	AC differential non-linearity	full-scale input sine wave; note 4	–	± 0.5	± 0.75	LSB
		50% full-scale input sine wave; note 4	–	± 0.3	± 0.5	LSB
OFER	offset error	middle code; $V_{RB} = 1.3$ V; $V_{RT} = 3.43$ V	–	± 1	–	LSB
GER	gain error (from device to device)	$V_{RB} = 1.3$ V; $V_{RT} = 3.43$ V; note 5	–	± 0.1	–	%

9-bit analog-to-digital converter for digital video

TDA8761A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
BANDWIDTH ($f_{\text{clk}} = 30 \text{ MHz}$)						
B	analog bandwidth	full-scale sine wave; note 6	–	15	–	MHz
		75% full-scale sine wave; note 6	–	20	–	MHz
		small signal at mid-scale; $V_I = \pm 10 \text{ LSB}$ at code 256; note 6	–	350	–	MHz
t_{STLH}	analog input settling time LOW-to-HIGH	full-scale square wave; Fig.6; note 7	–	1.5	3.0	ns
t_{STHL}	analog input settling time HIGH-to-LOW	full-scale square wave; Fig.6; note 7	–	1.5	3.0	ns
HARMONICS ($f_{\text{clk}} = 30 \text{ MHz}$); see Figs 7 and 8						
THD	total harmonic distortion	$f_i = 10 \text{ MHz}$	–	–56	–	dB
SIGNAL-TO-NOISE RATIO; see Figs 7 and 8; note 8						
SNR	signal-to-noise ratio (full scale)	without harmonics; $f_{\text{clk}} = 30 \text{ MHz}$; $f_i = 10 \text{ MHz}$	53	55	–	dB
EFFECTIVE BITS; see Figs 7 and 8; note 8						
ENOB	effective bits	$f_{\text{clk}} = 30 \text{ MHz}$	–	8.8	–	bits
		$f_i = 4.43 \text{ MHz}$	–	8.2	–	bits
		$f_i = 10 \text{ MHz}$	–	8.2	–	bits
TWO-TONE; note 9						
TTIR	two-tone intermodulation rejection	$f_{\text{clk}} = 30 \text{ MHz}$	–	–56	–	dB
BIT ERROR RATE						
BER	bit error rate	$f_{\text{clk}} = 30 \text{ MHz}$; $f_i = 10 \text{ MHz}$; $V_I = \pm 16 \text{ LSB}$ at code 256	–	10^{-13}	–	times/ sample
DIFFERENTIAL GAIN; note 10						
G_{diff}	differential gain	$f_{\text{clk}} = 30 \text{ MHz}$; PAL modulated ramp	–	0.5	–	%
DIFFERENTIAL PHASE; note 10						
φ_{diff}	differential phase	$f_{\text{clk}} = 30 \text{ MHz}$; PAL modulated ramp	–	0.3	–	°C

9-bit analog-to-digital converter
for digital video

TDA8761A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Timing ($f_{clk} = 30 \text{ MHz}$; $C_L = 15 \text{ pF}$); see Fig.4; note 11						
t_{ds}	sampling delay time		–	3	–	ns
t_h	output hold time		4	–	–	ns
t_d	output delay time	$V_{CCO} = 4.75 \text{ V}$	–	10	13	ns
		$V_{CCO} = 3.15 \text{ V}$	–	12	15	ns
C_L	digital output load		–	–	15	pF
3-state output delay times; see Fig.5						
t_{dZH}	enable HIGH		–	5.5	8.5	ns
t_{dZL}	enable LOW		–	12	15	ns
t_{dHZ}	disable HIGH		–	19	24	ns
t_{dLZ}	disable LOW		–	12	15	ns


Notes

- In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 0.5 ns.
- Analog input voltages producing code 0 up to and including code 511:
 - V_{osB} (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and the reference voltage BOTTOM (V_{RB}) at $T_{amb} = 25 \text{ }^\circ\text{C}$.
 - V_{osT} (voltage offset TOP) is the difference between V_{RT} (reference voltage TOP) and the analog input which produces data outputs equal to code 511 at $T_{amb} = 25 \text{ }^\circ\text{C}$.
- In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities of the converter reference resistor ladder (corresponding to output codes 0 and 511 respectively) are connected to pins V_{RB} and V_{RT} via offset resistors R_{OB} and R_{OT} as shown in Fig.3.
 - The current flowing into the resistor ladder is $I_L = \frac{V_{RT} - V_{RB}}{R_{OB} + R_L + R_{OT}}$ and the full-scale input range at the converter, to cover code 0 to code 511, is $V_I = R_L \times I_L = \frac{R_L}{R_{OB} + R_L + R_{OT}} \times (V_{RT} - V_{RB}) = 0.852 \times (V_{RT} - V_{RB})$
 - Since R_L , R_{OB} and R_{OT} have similar behaviour with respect to process and temperature variation, the ratio $\frac{R_L}{R_{OB} + R_L + R_{OT}}$ will be kept reasonably constant from device to device. Consequently variation of the output codes at a given input voltage depends mainly on the difference $V_{RT} - V_{RB}$ and its variation with temperature and supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching between each of them is then optimized.
- $f_i = 10 \text{ MHz}$ and $f_{clk} = 30 \text{ MHz}$; $f_i = 8 \text{ MHz}$ and $f_{clk} = 20 \text{ MHz}$.
- $GER = \frac{(V_{511} - V_0) - V_{i(p-p)}}{V_{i(p-p)}} \times 100$
- The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device. No glitches greater than 2 LSBs, neither any significant attenuation are observed in the reconstructed signal.
- The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square wave signal) in order to sample the signal and obtain correct output data.

9-bit analog-to-digital converter for digital video

TDA8761A

8. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8 K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: $S/N = ENOB \times 6.02 + 1.76$ dB.
9. Intermodulation measured relative to either tone with analog input frequencies of 10.0 and 10.10 MHz. The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter.
10. Measurement carried out using video analyser VM700A, where the video analog signal is reconstructed through a digital-to-analog converter.
11. Output data acquisition: the output data is available after the maximum delay time of t_d .



9-bit analog-to-digital converter for digital video

TDA8761A

Table 1 Output coding and input voltage (typical values; referenced to AGND, $V_{RB} = 1.3\text{ V}$, $V_{RT} = 3.43\text{ V}$)

STEP	$V_{I(p-p)}$	IR	BINARY OUTPUT BITS										TWO'S COMPLEMENT OUTPUT BITS							
			D8	D7	D6	D5	D4	D3	D2	D1	D0	D8	D7	D6	D5	D4	D3	D2	D1	D0
U/F	<1.46	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
0	1.46	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
1	.	1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	
.	
.	
510	.	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	0	
511	3.27	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	
O/F	>3.27	0	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	

Table 2 Mode selection

\overline{TC}	\overline{OE}	D8 to D0	IR
X	1	high impedance	high impedance
0	0	active; two's complement	active
1	0	active; binary	active




Fig.4 Timing diagram.

9-bit analog-to-digital converter
for digital video

TDA8761A




Fig.5 Timing diagram and test conditions of 3-state output delay time.






Fig.6 Analog input settling-time diagram.



9-bit analog-to-digital converter
for digital video

TDA8761A



9-bit analog-to-digital converter
for digital video

TDA8761A



9-bit analog-to-digital converter for digital video

TDA8761A

INTERNAL PIN CONFIGURATIONS




Fig.11 CMOS data and in range outputs.




Fig.12 Analog inputs.




Fig.13 \overline{OE} (\overline{TC}) input.




Fig.14 V_{RB} , V_{RM} and V_{RT} inputs.

9-bit analog-to-digital converter
for digital video

TDA8761A





Fig.15 CLK input.

9-bit analog-to-digital converter for digital video

TDA8761A

APPLICATION INFORMATION



The analog and digital supplies should be separated and decoupled.

The external voltage regulator must be built such that a good supply voltage ripple rejection is achieved with respect to the LSB value. Eventually, the reference ladder voltages can be derived from a well regulated V_{CCA} supply through a resistor bridge and a decoupled capacitor.

(1) V_{RB} , V_{RM} and V_{RT} are decoupled to AGND.

(2) Pins 15 and 16 may be connected to DGND in order to prevent noise influence.

Fig.16 Application diagram.


9-bit analog-to-digital converter
for digital video

TDA8761A

PACKAGE OUTLINE

SSOP28: plastic shrink small outline package; 28 leads; body width 5.3 mm

SOT341-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	10.4 10.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.1 0.7	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT341-1		MO-150AH				93-09-08 95-02-04

9-bit analog-to-digital converter for digital video

TDA8761A

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- **A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.**
- **The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.**

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

9-bit analog-to-digital converter for digital video

TDA8761A

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

9-bit analog-to-digital converter
for digital video

TDA8761A

NOTES

9-bit analog-to-digital converter
for digital video

TDA8761A

NOTES

9-bit analog-to-digital converter
for digital video

TDA8761A

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 160 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044

Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax. +381 11 635 777

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1998

SCA60

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545104/750/03/pp24

Date of release: 1998 Nov 03

Document order number: 9397 750 04668

Let's make things better.

**Philips
Semiconductors**



PHILIPS