ADC150 Programmable Integrating AID Converter


THALER CORPORATION. Represented by: Rhopoint Components Ltd. www.rhopointcomponents.com

## FEATURES

- 24 BIT RESOLUTION
- SOFTWARE SELECTABLE FEATURES
- 0.5ppm $/^{\circ} \mathrm{C}$ MAX. SCALE FACTOR ERROR
- 2 ppm MAX. LINEARITY ERROR
- AUTO ZERO
- BUS COMPATIBLE
- INTERNAL CLOCK and REFERENCE
- LOW POWER CONSUMPTION (0.450 WATTS)


## APPLICATIONS

- TEST EQUIPMENT
- DATA ACQUISITION
- SCIENTIFIC INSTRUMENTS
- MEDICAL INSTRUMENTS
- SEISMOLOGICAL EQUIPMENT
- ROBOTIC SYSTEMS
- WEIGHING SYSTEMS


## DESCRIPTION

ADC150 is a high performance programmable 24bit integrating A/D converter based on a patented architecture. The integration time and resolution along with the power line cycle selection can be easily programmed through the Mode Control Byte.

| Type | Temperature <br> Operating Range | Max. Scale <br> Factor Deviation |
| :---: | :---: | :---: |
| ADC150C | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 ppm |
| ADC150CA | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 30 ppm |
| ADC150M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 100 ppm |

ADC150 offers 2 ppm max. linearity error and
$1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. scale factor error over the military temperature range. It also has excellent offset stability at 2 ppm max. which the user can auto zero if desired.
ADC150's compatibility with popular microcomputer buses increases its ease of application in smart systems. An on-board microprocessor controls all internal functions of the ADC150. Thaler designers have minimized external connections to greatly reduce the problem often encountered when applying ADC's.
Operating from $\pm 15 \mathrm{VDC}$ and a +5 VDC power supply, ADC150 is packaged in a hermetically sealed 40 -pin ceramic DIP package. Precision test equipment, scientific and medical instruments, and data acquisition systems are primary application areas for the unusually high resolution and accuracy of this ADC.

| MAXIMUM RATING SPECIFICATIONS |  | ADC150 |  |
| :---: | :---: | :---: | :---: |
| MODEL | ADC150 |  |  |
| PARAMETER | MIN | MAX | UNITS |
| TEMPERATURE |  |  |  |
| Operating | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage | 0 | 160 | ${ }^{\circ} \mathrm{C}$ |
| POWER SUPPLY |  |  |  |
| $V_{\text {cc }}$ | +14 | +16 | VDC |
| $V_{\text {EE }}$ | -14 | -16 | VDC |
| $V_{D D}$ | +4 | +6 | VDC |
| INPUTS |  |  |  |
| Analog Inputs Digital Inputs | $\mathrm{V}_{\text {EE }}$ | $\begin{aligned} & V_{\mathrm{cc}} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |  |

## EXTERNAL CONNECTIONS

| (TOP VIEW) |  |  |  |
| :---: | :---: | :---: | :---: |
| N.c. 1 | ADC150 | 40 | analog low |
| N.C. 2 |  | 39 | analog high |
| N.c. 3 |  | 38 | alternate input |
| Vee (-15V) 4 |  | 37 | N.c. |
| Vee (+15v) 5 |  | 36 | N.C. |
| Vdd ( +5 V ) 6 |  | 35 | - integration |
| GND 7 |  | 34 | $\checkmark$ CAPACITOR |
| N.C. 8 |  | 33 | N.c. |
| N.c. 9 |  | 32 | N.c. |
| N.c. 10 |  | 31 | N.C. |
| N.c. 11 |  | 30 | N.C. |
| N.C. 12 |  | 29 | auto zero RESET |
| D0 13 |  | 28 | N.C. |
| D1 14 |  | 27 | N.c. |
| D2 15 |  | 26 | N.c. |
| D3 16 |  | 25 | mode control |
| D4 17 |  | 24 | status 1 |
| D5 18 |  | 23 | Status 0 |
| D6 19 |  | 22 | convert |
| D7 20 |  | 21 | OUTPUT ENABLE |

## NOTES:

## 1. Power Supply Decoupling

The ADC150 has internal $0.1 \mu \mathrm{~F}$ decoupling capacitors for all power supply inputs. The internal decoupling capacitors are adequate for applications with relatively short power supply leads (approx. 5") or if additional capacitors are located on a circuit board. For applications with long power supply leads an external capacitor of $10 \mu \mathrm{~F}$ on the $+/-15 \mathrm{~V}$ inputs and $33 \mu \mathrm{~F}$ on the +5 V input is recommended.

## 2. Ground

The ground connection (pin 7) should be made as solid as possible since ground noise can result in a loss of accuracy. Use of a ground plane is a good approach to maintain the full accuracy of the ADC150.

## 3. External Components

A $.68 \mu \mathrm{~F}$ polystyrene integration capacitor must be connected to pins 34 and 35 with a lead length not exceeding 2 ".

## 4. Analog Inputs

In order to avoid differential noise pickup it is recommended to use parallel adjacent lines for the analog inputs (pins 39, 40) on PC boards and shielded lines outside of the PC connections.

## ELECTRICAL SPECIFICATIONS

| MODEL | ADC150C |  |  | ADC150CA |  |  | ADC150M |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ACCURACY |  |  |  |  |  |  |  |  |  |  |
| Resolution Input Equivalent Noise Offset without Auto Zero Offset with Auto Zero Full Scale Noise (.1-10Hz) @ 10V Nonlinearity Normal Mode Rejection 1 | 18 <br> 60 | 1 6 1 | $\begin{gathered} 24 \\ 4 \\ 1 \\ 100 \\ 2 \end{gathered}$ | * | * | $\begin{gathered} 2 \\ 0.5 \\ 50 \end{gathered}$ | * | * | * | Bits <br> $\mu \mathrm{V}$ <br> ppm <br> ppm <br> ppm <br> $\mu \vee p p$ <br> ppm <br> dB |


| Offset Full Scale |  | $\begin{aligned} & 0.2 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.5 \end{aligned}$ |  | * | ppm $/{ }^{\circ} \mathrm{C}$ ppm $/{ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIME STABILITY |  |  |  |  |  |  |  |
| Offset <br> Full Scale 2 | .1 2 |  | * |  | * |  | ppm/month ppm/24 hrs. |

ERROR ALL SOURCES

| 24 hrs, +/- 1 Deg. C Amb. 90 days, +/- 5 Deg. C Amb. <br> 1 year, +/- 5 Deg. C Amb. |  | $\begin{aligned} & .0005,2 \\ & .0010,2 \\ & .0015,2 \end{aligned}$ |  |  | $\begin{aligned} & .0003,2 \\ & .0008,2 \\ & .0013,2 \\ & \hline \end{aligned}$ |  |  | * | \%, +/- Counts <br> \%, +/- Counts <br> \%, +/- Counts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONVERSION TIME |  | 1067 |  |  | * |  |  | * | ms |
| WARM-UP TIME |  | 5 |  |  | * |  |  | * | minutes |
| POWER SUPPLY REJECTION |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { +/- } 15 \mathrm{VDC} \\ & 5 \mathrm{VDC} \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  | * |  |  | * |  |  | dB dB |
| ANALOG INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Input Range <br> Bias Current Input Impedance | -10.485760  <br>  1.2 <br>  200 | $\begin{array}{\|c\|} \hline 10.485755 \\ 3 \end{array}$ | * | * | * | * | * | * | V <br> nA $G \Omega$ |
| POWER SUPPLY VOLTAGES |  |  |  |  |  |  |  |  |  |
| $\begin{array}{r} +15 \mathrm{~V} \\ -15 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}$ | 14.5 15 <br> 14.5 15 <br> 4.5 5 | 15.5 15.5 5.5 | * | * | * | * | * | * | V V V |
| POWER SUPPLY CURRENTS |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} +15 \mathrm{~V} \\ -15 \mathrm{~V} \\ 5 \mathrm{~V} \end{gathered}$ | 23 24 42 |  |  | * |  |  | * |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |  |
| Low <br> High | 4.0 | 0.8 | * |  | * | * |  | * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Low } \\ & \text { High } \\ & \hline \end{aligned}$ | 4.0 | 0.8 | * |  | * | * |  | * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| AUTO ZERO INPUT |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Low } \\ & \text { High } \end{aligned}$ | 4.0 | 0.8 | * |  | * | * |  | * | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CONVERT INPUT |  |  |  |  |  |  |  |  |  |
| Low <br> High | 4.0 | 0.8 | * |  | * | * |  | * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| TEMPERATURE RANGE | -25 | 85 | * |  | * | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| * Same as ADC150C <br> Note: 1) 60 Cycle <br> 2) ( Max-Min Value) - Noise(.1-10Hz) |  |  |  |  |  |  |  |  | 150DS REV. F MAR |

## THEORY OF OPERATION

In the ADC150 block diagram (see Figure 1), $\mathrm{V}_{\mathrm{hi}}$ and $\mathrm{V}_{\text {low }}$ are the inputs. Both are buffered and fed into a differential, voltage controlled, single output current source. This current is added to the reference current at the input of the op amp integrator. The output of the integrator is fed into a Schmitt trigger, which in turn, is fed into the ADC's timing control circuitry. When the integrator output actuates the Schmitt trigger, the timing circuit changes the direction of the reference current source and the integrator begins integrating in the opposite direction. This continues until the Schmitt trigger is actuated again by the integrator and reverses the direction of the reference current.
The equation for integration times are:

$$
T p=\frac{V \times C}{I \text { ref }+I \text { inp }} \quad T m=\frac{V \times C}{-I \text { ref }+I \text { inp }}
$$

```
\(\mathrm{V}=\mathrm{Voltage}\)
C= Integration Capacitor Value
I ref = Reference Current
I inp = Input Current
```

Resolving these equations produces:

$$
\text { I inp }=I \text { ref } \frac{T p-T m}{T p+T m}
$$

Tp = Time Positive
Tm = Time Negative

The timing control circuitry governs the counters that measure the integration time in both directions.
The ADC150's on-board microprocessor is used to calculate the results of the integration equation and perform error corrections. Note that the $\mu \mathrm{P}$ automatically performs an auto zero function at startup, but it is recommended to achieve maximum accuracy, that an auto zero be performed again after the ADC150 is fully warmed up.
When the $\mu \mathrm{P}$ detects a convert signal, it lowers the status lines to indicate that the ADC is involved in a conversion. When it detects a change in slope direction, the $\mu \mathrm{P}$ will collect the counts for the integration time. When sufficient counts have been collected, the $\mu \mathrm{P}$ performs the calculations described above.
When the calculations are complete, the $\mu \mathrm{P}$ places the most significant byte in the output buffer and raises the $S_{0}$ flag. When another pulse is placed on the convert line, the middle byte is placed on the output, the $S_{0}$ flag is lowered and the $S_{1}$ flag raised. When the last pulse is placed in the convert line, the least significant byte is placed in the output buffer and both status flags are high indicating that the ADC150 is ready for another conversion.

Status line summary:

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ |
| :---: | :--- |
| 0 | 0 |$\quad$ Conversion in progress.

011 Conversion complete. MSB in output.
$1 \quad 0 \quad$ Middle byte in output register.
11 LSB in output. Ready for next conversion.


FIGURE 1. BLOCK DIAGRAM

## CONNECTING THE ADC150

## POWER SUPPLIES

The power supply lines are connected to pins 4-7. Pin 4 is -15 V , pin 5 is +15 V , pin 6 is +5 V and pin 7 is GND.

## OUTPUT DATA LINES

The output data is available in byte form on pins $13-20$. Pin 20 is the Most Significant Bit and pin 13 the Least Significant Bit. The data lines go to a high impedance state when the Output Enable line is at a logic one level.

## OUTPUT ENABLE (PIN 21)

Data is placed on the Output Data Lines by a logic zero on this line. See figure 2 for data output format.

## CONVERT (Pin22)

This line is used to initiate a conversion cycle and to retrieve the output data. The status lines indicate which function will be executed. The first pulse (transition from logic one to logic zero) starts the conversion cycle. Two subsequent pulses are used to place the lower two bytes on the Output Data Lines. See figure 4 for timing diagram.

## STATUS LINES (Pins 23, 24)

These lines indicate the present state of the ADC. When the Convert line receives the first pulse in a conversion cycle the Status Lines go to logic zero, indicating that a conversion cycle is in progress. When the conversion is complete the microprocessor places the MSB of the output data in the output buffer and then raises $S_{0}$ to a logic one, indicating that the MSB at the output data is available in the output buffer. When the Convert Line is pulsed again the middle byte of the output data is placed in that output buffer and $S_{1}$ changes to logic one and $S_{0}$ to logic zero. The third pulse places the LSB of the output data in the buffer and both status lines go to the logic one. The converter is now ready for the next conversion cycle. See figure 5 for timing diagrams.
The table below shows a summary of the status code.

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ |
| :---: | :---: |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |

Conversion in process.
Conversion complete. MSB in output. Middle byte in output register.
LSB in output. Ready for next conversion.

## MODE CONTROL (Pin 25)

This line is used to program the ADC150. The mode control byte ( 8 bit ) is placed on the data bus. Pin 25 is then set to logic high, pin 21 is pulsed low to accept the control byte. Pin 22 is then pulsed low and held low until the status lines return high ( $\sim 2 \mathrm{~ms}$ ). Pin 21 is then pulsed high and pin 25 is then returned to logic low. The ADC150 has now been reset to the new parameters. See figure 6 for timing diagrams.
The mode control byte is defined as follows:
Bits 7 and 6 - unused
Bits 5 and 4-00 Pin 39 signal input, autozero* 01 Pin 38 signal input
Bit $3-060 \mathrm{~Hz}$.* 150 Hz .
Bits 2,1, 0 - 00118 Bit
01020 Bit
01122 Bit* 10024 Bit

* Factory default settings


## AUTO-ZERO / RESET (Pin 29)

A logic zero on this input will autozero the ADC150 by internally connecting the analog high to analog low. Since the $\mu \mathrm{P}$ is reset, the ADC150 reverts to the factory default settings in the EPROM (ie. 22bits, 60 Hz , pin 39 analog high). To select a mode different than the default settings, the mode control must be set after auto zero. See figure 3 for timing diagrams.

## INTEGRATION CAPACITOR (Pin 34, 35)

A $0.68 \mu \mathrm{~F}$ polystyrene or Mylar must be connected to these pins. Lead length should be as short as possible and not exceed 2 ".

## ANALOG INPUTS (Pin 39, 40)

Both analog inputs are buffered by op-amps and have a common mode rejection of approximately 80 dB minimum. To maintain the full accuracy at the ADC it is recommended to keep the input to analog low to less than 0.1VDC.

## OUTPUT DATA REPRESENTATION

The output data is represented in BOB (Bipolar Offset Binary) format. The table below shows the output data codes for zero and plus-minus full scale input voltage for the programmable resolution of the converter.

```
24 Bits 1 LSB \(=1.24 \mu \mathrm{~V}\)
```

| Input Voltage | Output Data |  |  |
| :---: | :---: | :---: | :---: |
|  | High Byte | Middle Byte | Low Byte |
| -10.485760 V | 00 | 00 | 00 |
| 0.0 V | 80 | 00 | 00 |
| +10.485755 V | FF | FF | FF |

22 Bits $1 \mathrm{LSB}=5 \mu \mathrm{~V}$

20 Bits
1 LSB $=20 \mu \mathrm{~V}$

| Input Voltage | Output Data |  |  |
| :---: | :---: | :---: | :---: |
|  | High Byte | Middle Byte | Low Byte |
| -10.485760 V | 00 | 00 | 00 |
| 0.0 V | 20 | 00 | 00 |
| +10.485755 V | $3 F$ | FF | FF |


| Input Voltage | Output Data |  |  |
| :---: | :---: | :---: | :---: |
|  | High Byte | Middle Byte | Low Byte |
| -10.485760 V | 00 | 00 | 00 |
| 0.0 V | 08 | 00 | 00 |
| +10.485755 V | 10 | FF | FF |


| Input Voltage | Output Data |  |  |
| :---: | :---: | :---: | :---: |
|  | High Byte | Middle Byte | Low Byte |
| -10.485760 V | 00 | 00 | 00 |
| 0.0 V | 02 | 00 | 00 |
| +10.485755 V | 04 | FF | FF |

FIGURE 2

## TIMING DIAGRAMS



| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {AZD }}$ | AZ Pulse Width | 0.2 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {TRST }}$ | Tristate Time |  |  | 30 | ms |
| $\mathrm{t}_{\text {AZ }}$ | AZ Time |  |  | 400 | ms |

FIGURE 3. AUTO ZERO


FIGURE 4. CONVERSION (22 Bits)

## TIMING DIAGRAMS



| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{t}_{\text {OEDV }}$ | OE Delay |  | 45 |  | ns |
| $\mathrm{t}_{\text {SIR }}$ | Status Delay |  | 3.0 |  | $\mu \mathrm{~s}$ |

FIGURE 5. DATA OUTPUT


FIGURE 6. MODE CHANGE

| RESOLUTION | LINE CYCLES | CONV. / SEC $(60 / 50 \mathrm{~Hz})$ |
| :---: | :---: | :---: |
| 18 BITS | 1 | $60 / 50$ |
| 20 BITS | 4 | $15 / 12$ |
| 22 BITS | 16 | $3.7 / 3.1$ |
| 24 BITS | 64 | $1.2 / .93$ |

Line Cycle at $60 \mathrm{~Hz}=16.667 \mathrm{~ms} ; 50 \mathrm{~Hz}=20 \mathrm{~ms}$
FIGURE 7. INTEGRATION TIMES


