

ADC14V155 14-Bit, 155 MSPS, 1.1 GHz Bandwidth A/D Converter with LVDS Outputs

General Description

The ADC14V155 is a high-performance CMOS analog-to-digital converter with LVDS outputs. It is capable of converting analog input signals into 14-Bit digital words at rates up to 155 Mega Samples Per Second (MSPS). Data leaves the chip in a DDR (Dual Data rate) format; this allows both edges of the output clock to be utilized while achieving a smaller package size. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.1 GHz. The ADC14V155 operates from dual +3.3V and +1.8V power supplies and consumes 951 mW of power at 155 MSPS.

The separate +1.8V supply for the digital output interface allows lower power operation with reduced noise. A power-down feature reduces the power consumption to 15 mW while still allowing fast wake-up time to full operation. In addition there is a sleep feature which consumes 50 mW of power and has a faster wake-up time.

The differential inputs provide a full scale differential input swing equal to 2 times the reference voltage. A stable 1.0V internal voltage reference is provided, or the ADC14V155 can be operated with an external reference.

Clock mode (differential versus single-ended) and output data format (offset binary versus 2's complement) are pin-selectable. A duty cycle stabilizer maintains performance over a wide range of input clock duty cycles.

The ADC14V155 is pin-compatible with the ADC12V170. It is available in a 48-lead LLP package and operates over the industrial temperature range of -40°C to +85°C.

Features

- 1.1 GHz Full Power Bandwidth
- Internal sample-and-hold circuit
- Low power consumption
- Internal precision 1.0V reference
- Single-ended or Differential clock modes
- Clock Duty Cycle Stabilizer
- Dual +3.3V and +1.8V supply operation
- Power-down and Sleep modes
- Offset binary or 2's complement output data format
- Dual Data Rate (DDR) LVDS outputs
- Pin-compatible: ADC12V170
- 48-pin LLP package, (7x7x0.8mm, 0.5mm pin-pitch)


Key Specifications

Resolution	14 Bits
■ Conversion Rate	155 MSPS
■ SNR (f _{IN} = 70 MHz)	71.7 dBFS (typ)
■ SFDR (f _{IN} = 70 MHz)	86.9 dBFS (typ)
■ ENOB (f _{IN} = 70 MHz)	11.5 bits (typ)
Full Power Bandwidth	1.1 GHz (typ)
 Power Consumption 	951 mW (tvp)

Applications

- High IF Sampling Receivers
- Wireless Base Station Receivers
- Power Amplifier Linearization
- Multi-carrier, Multi-mode Receivers
- Test and Measurement Equipment
- Communications Instrumentation
- Radar Systems


Block Diagram



© 2007 National Semiconductor Corporation

300052

Connection Diagram



Ordering Information

Industrial (–40°C ≤ T _A ≤ +85°C)	Package
ADC14V155CISQ	48 Pin LLP
ADC14V155LFEB	Evaluation Board (f _{IN} <150 MHz)
ADC14V155HFEB	Evaluation Board (f _{IN} >150 MHz)

Pin Descriptions and Equivalent Circuits

Pin No.	Symbol	Equivalent Circuit	Description
ANALOG I/O	.,	T	In.,
4	V _{IN} -	VA O I I I I I I I I I I I I I I I I I I I	Differential analog input pins. The differential full-scale input signal level is two times the reference voltage with each input pin signal centered on a common mode voltage, V_{CM} .
43	V _{RP}	j j	
45	V _{RM}	V _{REF} OV _{RM} OV _R OV _{RM} OV _{RM} OV _R OV _R OV _R OV _R OV _R OV _R OV	These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) 0.1 μF capacitor placed very close to the pin to minimize stray inductance. A 0.1 μF capacitor should be placed between V_{RP} and V_{RN} as close to the pins as possible, and a 10 μF capacitor should be placed in parallel. V_{RP} and V_{RN} should not be loaded. V_{RM} may be loaded to 1mA for use as a temperature stable 1.5V reference. It is recommended to use V_{RM} to provide the common mode voltage, V_{CM} , for the differential analog inputs, $V_{IN}+$ and $V_{IN}-$.
46	V _{REF}	V _A I _{DC} AGND	This pin can be used as either the +1.0V internal reference voltage output (internal reference operation) or as the external reference voltage input (external reference operation). To use the internal reference, V_{REF} should be decoupled to AGND with a 0.1 μF , low equivalent series inductance (ESL) capacitor. In this mode, V_{REF} defaults as the output for the internal 1.0V reference. To use an external reference, overdrive this pin with a low noise external reference voltage. The input impedance looking into this pin is $9k\Omega$. Therefore, to overdrive this pin, the output impedance of the external reference source should be << $9k\Omega$. This pin should not be used to source or sink current. The full scale differential input voltage range is 2 * V_{REF} .
8	CLK_SEL/DF		This is a four-state pin controlling the input clock mode and output data format.
7	PD/Sleep	AGND	This is a three-state input controlling Power Down and Sleep modes. $PD = V_A, \ Power \ Down \ is \ enabled. \ In the \ Power Down state only the reference voltage circuitry remains active and power dissipation is reduced. PD = V_A/2, \ Sleep \ mode \ is \ enabled. \ Sleep \ mode \ is \ similar \ to \ Power \ Down \ mode \ - \ it \ consumes \ more \ power \ but \ has \ a \ faster \ recovery time. PD = AGND, \ Normal \ operation.$

DIGITAL I/O 12 CLK- 13 D1-/D0- 18 D1-/D0- 19 D3-/D2- 20 D3+/D2- 21 D5-/D4- 22 D5-/D4- 23 D7-/D6- 24 D7-/D6- 27 D9-/D8- 29 D11-/D10- 31 D13-/D2- 31 D13-/D12- 31 D13-/D12- 31 D13-/D12- 31 D13-/D2- 32 D7-/D6- 33 D7-/D6- 34 D7-/D6- 37 D9-/D8- 39 D11-/D10- 31 D13-/D12- 30 D11+/D10- 31 D13-/D12- 31 D13-/D12- 32 D13-/D12- 33 D7-/D6- 44 D7-/D6- 45 D9-/D8- 45 D9-/D8- 46 D9-/D8- 47 D9-/D8- 48 D9-/D8- 49 D11-/D10- 31 D13-/D12- 31 D13-/D12- 32 D13-/D12- 33 D7-/D6- 34 D7-/D6- 35 D9-/D8- 36 D9-/D8- 37 D9-/D8- 38 D9-/D8- 39 D11-/D10- 31 D13-/D12- 30 D11-/D10- 31 D13-/D12- 31 D13-/D12- 32 D13-/D12- 33 D7-/D6- 34 D7-/D6- 35 D9-/D8- 36 D9-/D8- 37 D9-/D8- 38 D9-/D8- 39 D11-/D10- 30 D11-/D10- 31 D13-/D12- 31 D13-/D12- 32 D13-/D12- 33 D7-/D6- 34 DRDY- 35 DRDY- 36 DRDY- 37 D9-/D8- 38 D9-/D8- 39 D11-/D10- 30 D11-/D10- 31 D13-/D12- 30 D11-/D10- 31 D13-/D12- 31 D13-/D12- 32 D13-/D12- 33 DRDY- 34 DRDY- 35 DRDY- 36 DRDY- 37 DP-/D8- 38 DP-/D8- 39 DP-/D8- 39 DP-/D8- 39 DP-/D8- 30 D11-/D10- 31 D13-/D12- 31 D13-/D12- 32 D13-/D12- 33 DRDY- 34 DRDY- 35 DRDY- 36 DRDY- 37 DRDY- 38 DRDY- 38 DRDY- 39 DRDY- 39 DRDY- 39 DRDY- 30	Pin No.	Symbol	Equivalent Circuit	Description
When the single-ended clock mode is selected through CLK. DF (pin 8), connect the clock input signal to the CLK-p in a connect the CLK-p in to AGND. When the differential clock mode is selected through CLK, SE (pin 8), connect the positive and negative clock inputs to the + and CLK-p ins, respectively. The analog input is sampled on the falling edge of the clock. LVDS digital data output pins that make up the 14-Bit converted to 20 D34/D2+D34/D34/D2+D34/D34/D34/D34/D34/D34/D34/D34/D34/D34/	11	CLK+	V _A	The clock input pins can be configured to accept either a single-
LVDS digital data output pins that make up the 14-Bit conver result. The data is provided in a 2:1 multiplexed manner synchronous to DRDY+f. The even bits should be captured with the rising edge of DRD bits LSB. D3-D4-D5-D4-D9-D8-D9-D8-D9-D9-D9-D9-D9-D9-D9-D9-D9-D9-D9-D9-D9-	12	CLK-	AGND	When the single-ended clock mode is selected through CLK_SEL DF (pin 8), connect the clock input signal to the CLK+ pin and connect the CLK- pin to AGND. When the differential clock mode is selected through CLK_SEL/DI (pin 8), connect the positive and negative clock inputs to the CLK
result. The data is provided in a 2:1 multiplexed manner synchronous to DRDY+/ D3-/D2- D5+/D4+ D5-/D4- D5-/D4- D7-/D6- D7-/D8- D7-/D8- D7-/D6- D7-/D8- D7-/D8- D7-/D8- D7-/D8- D7-/D8- D7-/D8- D7-/D8- D7-/	DIGITAL I/O			
result. The data is provided in a 2:1 multiplexed manner synchronous to DRDY+/ D3-/D2- D3-/D2- D5-/D4- D5-/D4- D5-/D4- D5-/D4- D5-/D4- D5-/D4- D7-/D6- D4-D7-/D6- D7-/D6- D7-/D7-/D6- D7-/D7-/D6- D7-/D7-/D6- D7-/D7-/D6- D7-/D7-/D6- D7-/D7-/D6- D7-/D7-/D6- D7-/D7-/D6- D	17	D1-/D0-		I VDS digital data output pins that make up the 14-Bit conversion
synchronous to DRDY+/ The even bits should be captured with the rising edge of DRD' the odd bits should be captured with the falling edge of DRD' Do is the LSB. D13-/D6- 24 D7-/D6- 27 D9-/D8- 28 D9+/D8- 29 D11-/D10- 30 D11-/D10- 31 D13-/D12- 15 OVR- 16 OVR+ DROND Do is the LSB. D13 is the MSB. Over-Range Indicator. This LVDS output is set HIGH when to input amplitude goes outside the expected 14-Bit conversion in (0 to 16383). Data Ready Strobe. This LVDS output is used to clock the ordata. It has the same frequency as the sampling clock. One the data word is output with each edge of this sloyal - thus transferring a complete 14-bit word in each cycle of this clock even bits should be captured with the falling edge of DRD' ANALOG POWER 1, 6, 9, 37, 40, 41, 48 Va ANALOG POWER 1, 6, 9, 37, 40, 41, 48 Va ANALOG POWER 1, 6, 9, 37, 40, 41, 48 Va ANALOG POWER 1, 6, 9, 37, 40, 41, 48 Va AGND DIGITAL POWER Positive analog supply pins. These pins should be connected quiet +3.3V source and be bypassed to AGND with 0.01 µF and 0.1 µF capacitors located close to the power pins. Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 µF and μF capacitor solected close to the power pin. The ground return for the digital supply. Positive divers supply pin for the output drivers. This pin should be connected to a quiet voltage source of +1.8V and be bypassed DRGND with 0.01 µF and 0.1				
The even bits should be captured with the rising edge of DRD' the odd bits should be captured with the rising edge of DRD bits should be captured with the falling edge of DRD bits the SB. The even bits should be captured with the rising edge of DRD bits the SB. The even bits should be captured with the falling edge of DRD bits the SB. The even bits should be captured with the falling edge of DRD bits the SB. The even bits should be captured with the rising edge of DRD bits the SB. The even bits should be captured with the falling edge of DRD bits the SB. The even bits should be captured with the falling edge of DRD bits the SB. The even bits should be captured with the falling edge of DRD bits the SB. The even bits should be captured with the falling edge of DRD bits the SB. The ground return for the analog supply pins. These pins should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits analog supply pins. These pins should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits analog supply pins. These pins should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits should be captured with the falling edge of DRD bits edge the expected 14-Bit conversion in the data word is output with each edge of DRD bits captured with the falling edge of DRD bits captured with the falling edge of DRD bits edge the expected to a standard bits should be captured with the falling edge of DRD bits edge the expected 14-Bit conversion in the data word is output with each edge of DRD bits edge the expected 14-Bit conversion in the data word is output with each edge of the expected 14-Bit conversion in the lattern the expected 14-Bit conversion in the lattern bits edge of DRD bi	19	D3-/D2-		· ·
the odd bits should be captured with the falling edge of DRD D0 is the LSB. D13 is the MSB. D13 is the MSB. D13 is the MSB. D13 is the MSB. Over-Range Indicator. This LVDS output is set HIGH when to input amplitude goes outside the expected 14-Bit conversion in (0 to 16383). Data Ready Strobe. This LVDS output is used to clock the ordata. It has the same frequency as the sampling clock. One the data word is output with each edge of this signal - thus transferring a complete 14-bit word in each cycle of this clock even bits should be captured with the falling edge of DRDY. ANALOG POWER 1, 6, 9, 37, 40, 41, 48 V _A Positive analog supply pins. These pins should be connected quiet +3.3V source and be bypassed to AGND with 0.01 μF; 0.1 μF capacitors located close to the power pins. The ground return for the analog supply. Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. The ground return for the digital supply. Positive digital supply pin for the output drivers. This pin should be connected to a quiet voltage source of +1.8V and be bypassed DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output drivers. This pin should be connected to a quiet voltage source of +1.8V and be bypassed DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins.				1 5
Do is the LSB. D13 is the MSB. D0 is the LSB. D13 is the MSB. D1 is the LSB. D13 is the MSB. D13 is the MSB. D1 is the LSB. D13 is the MSB. D13 is the d15 is the MSB. D13 is the d15 is the MSB. D13 is the d15 is the MSB. D13 is the MSB. D15 is the MS	- 1	D5-/D4-		,
23 D7-/D6- 24 D7+/D6+ 27 D9-/D8- 28 D9+/D8+ 29 D11-/D10- 30 D11+/D10- 31 D13-/D12- 32 D13+/D12+ 15 OVR- 6 OVR+ 16 OVR+ 17 DRDY- 18 DRDY- 19 DRDY- 19 DRDY- 10 DRDY- ANALOG POWER 10 1, 9, 37, 40, 41, 48				
24 D7+/D6+ D9-/D8- D9-/D8- D9-/D8- D11+/D10- D13-/D12- D13+/D12+ D13-/D12- D13+/D12+ D13-/D12- D13+/D12+ D13-/D12- D13+/D12+ D13-/D12-			Vog	
27 D9-/D8- D9-/D8- D9-/D8- D9-/D8- D9-/D8- D11-/D10- 31 D13-/D12- T15 OVR- T16 OVR+ T15 OVR- T16 OVR+ T16 OVR+ T17 OVR- T17 OVR- T17 OVR- T18 OVR- T19 O	- 1	· -		B to to the MeB.
28 D9+/D8+ 29 D11-/D10- 30 D11+/D10- 31 D13-/D12- 32 D13+/D12+ 15 OVR- 16 OVR+ 33 DRDY+ 34 DRDY- 34 DRDY- ANALOG POWER 1, 6, 9, 37, 40, 41, 48 2, 5, 10, 38, 39, 42, 47 DIGITAL POWER 13 V _D Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. Positive digital supply pin for the output drivers. This pin should be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. Positive digital supply pin for the output drivers. This pin should be bypassed to a quiet voltage source of +1.8V and be bypassed close to the power pin. Positive digital supply pin for the output drivers. This pin should be connected to a quiet voltage source of +1.8V and be bypassed by DRGND with 0.01 μF and 0.1 μF apacitors located close to the power pin. The ground return for the digital output drivers. This pin should be connected to a quiet voltage source of +1.8V and be bypassed DRGND with 0.01 μF and 0.1 μF an		· -	(1)	
29			 	
30			│ ╌ ┩ᡛ╏╄ ╄╘╩ ┝─┴	
31			' 	
32 D13+/D12+ 15 OVR- 16 OVR+ OVR+ OVR+ OVR- 17 OVR- 18 OVR- 19 OV				
Over-Range Indicator. This LVDS output is set HIGH when the input amplitude goes outside the expected 14-Bit conversion in (0 to 16383). Data Ready Strobe. This LVDS output is used to clock the order data. It has the same frequency as the sampling clock. One in the data word is output with each edge of this signal - thus transferring a complete 14-bit word in each cycle of this clock even bits should be captured with the rising edge of DRDY and odd bits should be captured with the falling edge of DRDY. ANALOG POWER 1, 6, 9, 37, 40, 41, 48 V _A Positive analog supply pins. These pins should be connected quiet +3.3V source and be bypassed to AGND with 0.01 μF of 0.1 μF capacitors located close to the power pins. The ground return for the analog supply. DIGITAL POWER Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. The ground return for the digital supply. Positive driver supply pin for the output drivers. This pin shoul connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be should be connected to the system digital ground, but not be	-	= :	│ [┿] ─┞┐╇ ╇┌ ┦┡╌	
input amplitude goes outside the expected 14-Bit conversion (0 to 16383). DRDY+ 33 DRDY+ 34 DRDY- DRDY- DRDY- ANALOG POWER 1, 6, 9, 37, 40, 41, 48 2, 5, 10, 38, 39, 42, 47 DIGITAL POWER 13 V _D DIGITAL POWER 14 DRDY DIGITAL POWER 15 DRDY 16 DRDY DRDY- DRDY- DRDY- DRDY- Input amplitude goes outside the expected 14-Bit conversion in (0 to 16383). Data Ready Strobe. This LVDS output is used to clock the or data. It has the same frequency as the sampling clock. One if the data word is output with each edge of this signal - thus transferring a complete 14-bit word in each cycle of this clock even bits should be captured with the rising edge of DRDY are odd bits should be captured with the falling edge of DRDY. Positive analog supply pins. These pins should be connected quiet +3.3V source and be bypassed to AGND with 0.01 μF and 1.1 μF capacitors located close to the power pins. The ground return for the analog supply. Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. The ground return for the digital supply. Positive driver supply pin for the output drivers. This pin shoul connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be should be connected to the system digital ground, but not be	02	DIOTIDIZT	 	Over Banga Indicator This LVDC output is set HICH when the
O to 16383). Data Ready Strobe. This LVDS output is used to clock the ordata. It has the same frequency as the sampling clock. One if the data word is output with each edge of this signal - thus transferring a complete 14-bit word in each cycle of this clock even bits should be captured with the rising edge of DRDY are odd bits should be captured with the falling edge of DRDY are odd bits should be captured with the falling edge of DRDY. ANALOG POWER	15	OVR-		1
Data Ready Strobe. This LVDS output is used to clock the or data. It has the same frequency as the sampling clock. One in the data word is output with each edge of this signal - thus transferring a complete 14-bit word in each cycle of this clock even bits should be captured with the rising edge of DRDY and odd bits should be captured with the falling edge of DRDY. ANALOG POWER 1, 6, 9, 37, 40, 41, 48 V _A Positive analog supply pins. These pins should be connected quiet +3.3V source and be bypassed to AGND with 0.01 μF in 0.1 μF capacitors located close to the power pins. The ground return for the analog supply. Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. Positive driver supply pin for the output drivers. This pin should connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be should be connected to the system digital ground, but not be	16	OVR+	ightharpoons	
Positive analog supply pins. These pins should be connected quiet +3.3V source and be bypassed to AGND with 0.01 μF and 0.1 μF capacitors located close to the power pins. AGND AGND The ground return for the analog supply. Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. The ground return for the digital supply. Positive diriver supply pin for the output drivers. This pin should be connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output drivers upply. These should be connected to the system digital ground, but not be				transferring a complete 14-bit word in each cycle of this clock. The even bits should be captured with the rising edge of DRDY and the
1, 6, 9, 37, 40, 41, 48 V _A quiet +3.3V source and be bypassed to AGND with 0.01 μF and 0.1 μF capacitors located close to the power pins. The ground return for the analog supply. DIGITAL POWER Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. The ground return for the digital supply. Positive driver supply pin for the output drivers. This pin should be connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be	ANALOG POW	/ER		
The ground return for the analog supply. DIGITAL POWER	1, 6, 9, 37, 40,			Positive analog supply pins. These pins should be connected to a quiet +3.3V source and be bypassed to AGND with 0.01 μ F and 0.1 μ F capacitors located close to the power pins.
Positive digital supply pin. This pin should be connected to a +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. 14 DGND The ground return for the digital supply. Positive driver supply pin for the output drivers. This pin should connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be		AGND		The ground return for the analog supply.
13 V _D +3.3V source and be bypassed to DGND with a 0.01 μF and μF capacitor located close to the power pin. 14 DGND The ground return for the digital supply. Positive driver supply pin for the output drivers. This pin shou connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be	DIGITAL POW	ER		
Positive driver supply pin for the output drivers. This pin should connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 µF and 0.1 µF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be	13	V_D		Positive digital supply pin. This pin should be connected to a quie +3.3V source and be bypassed to DGND with a 0.01 µF and 0.1 µF capacitor located close to the power pin.
25, 36 V _{DR} connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be	14	DGND		The ground return for the digital supply.
25, 36 V _{DR} connected to a quiet voltage source of +1.8V and be bypass DRGND with 0.01 μF and 0.1 μF capacitors located close to power pins. The ground return for the digital output driver supply. These should be connected to the system digital ground, but not be				Positive driver supply pin for the output drivers. This pin should be
should be connected to the system digital ground, but not be	25, 36	V _{DR}		connected to a quiet voltage source of +1.8V and be bypassed to DRGND with 0.01 μF and 0.1 μF capacitors located close to the
Tananastadia di control della ABOL BOND.	26, 35	DRGND		The ground return for the digital output driver supply. These pins should be connected to the system digital ground, but not be
See Section 6.0 (Layout and Grounding) for more details.				connected in close proximity to the ADC's DGND or AGND pins.

Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_A, V_D)	-0.3V to 4.2V
Supply Voltage (V _{DR})	-0.3V to 2.35V
$ V_A - V_D $	≤ 100 mV
Voltage on Any Input Pin (Not to exceed 4.2V)	$-0.3V$ to $(V_A + 0.3V)$

Voltage on Any Output Pin

-0.3V to $(V_{DR} + 0.2V)$

(Not to exceed 2.35V)

Input Current at Any Pin other ±5 mA

than Supply Pins (Note 3)

Package Input Current (Note 3) ±50 mA Max Junction Temp (T_.) +150°C 24°C/W Thermal Resistance (θ_{IA}) Package Dissipation at $T_A = 25^{\circ}$ 5.2W

C (Note 4) **ESD** Rating

Human Body Model (Note 5) 2000 V Machine Model (Note 5) 200 V Charge Device Model 1000 V Storage Temperature -65°C to +150°C

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6)

Operating Ratings (Notes 1, 2)

Operating Temperature $-40^{\circ}\text{C} \le \text{T}_{\Delta} \le +85^{\circ}\text{C}$ Supply Voltage (V_A, V_D) +3.0V to +3.6V Output Driver Supply (V_{DR}) +1.6V to +2.0V -0.05V to $(V_A + 0.05V)$ CLK Clock Duty Cycle 30/70 % **Analog Input Pins** 0V to 2.6V 1.4V to 1.6V V_{CM} **IAGND-DGNDI** ≤100mV

Converter Electrical Characteristics

Unless otherwise specified, the following specifications apply: V_{IN} = -1dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 155 MHz, V_{CM} = V_{RM} , V_{CL} = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C. **Boldface limits apply for T_{MIN}** $\leq T_A$ $\leq T_{MAX}$. All other limits apply for T_A = 25°C (Notes 7, 8, 9)

Symbol	Parameter	Cond	itions	Typical (Note 10)	Limits	Units (Limits)
STATIC (CONVERTER CHARACTERISTICS				•	
	Resolution with No Missing Codes				14	Bits (min)
INL	Integral Non Linearity (Note 11)	Full Scale Input		±2.40	5.0	LSB (max)
	integral Hori Embarry (Hotel 11)				-5.0	LSB (min)
DNL	Differential Non Linearity	Full Scale Input		±0.55	1.1	LSB (max)
DIVL	Differential Non-Emeanty			10.55	-1.0	LSB (min)
PGE	Positive Gain Error			+0.06	3.20	%FS (max)
I GL	1 ositive dain Enoi			+0.00	-3.20	%FS (min)
NGE	 Negative Gain Error			-0.06	2.85	%FS (max)
INGL	Invegative dain Entit			-0.00	-2.85	%FS (min)
TC GE	Gain Error Tempco	-40° C \leq T _A \leq +85 $^{\circ}$ C	;	+8.0		ppm/°C
Officet Frank (V V.)	Offset Error (V _{IN} + = V _{IN} -)			-0.03	0.85	%FS (max)
V _{OFF}	Offset Effor (V _{IN} + = V _{IN} -)			-0.03	-0.85	%FS (min)
TC V _{OFF}	Offset Error Tempco	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$;	+0.5		ppm/°C
	Under Range Output Code			0	0	
	Over Range Output Code			16383	16383	
REFERE	NCE AND ANALOG INPUT CHARACTER	RISTICS				
V _{CM}	Common Mode Input Voltage			1.5		V
V _{RM}	Reference Ladder Midpoint Output Voltage	Output load = 1 mA		1.5		V
<u> </u>	V _{IN} Input Capacitance (each pin to GND)	V _{IN} = 1.5 Vdc	(CLK LOW)	6		pF
C _{IN}	(Note 12)	± 0.5 V	(CLK HIGH)	9		pF
V _{REF}	Reference Voltage (Note 13)			1.00		V
	Reference Input Resistance			9		kΩ

Dynamic Converter Electrical Characteristics

Unless otherwise specified, the following specifications apply: V_{IN} = -1dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 155 MHz, V_{CM} = V_{RM} , C_L = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C. **Boldface limits apply for T_{MIN}** \leq T_{MAX} . All other limits apply for T_A = 25°C (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)
DYNAMIC	C CONVERTER CHARACTERISTICS, A	IN = -1dBFS			
FPBW	Full Power Bandwidth	-1 dBFS Input, -3 dB Corner	1.1		GHz
		f _{IN} = 10 MHz	71.9		dBFS
		f _{IN} = 70 MHz	71.7	68.6	dBFS
SNR	Signal-to-Noise Ratio	f _{IN} = 169 MHz	70.0		dBFS
		f _{IN} = 238 MHz	69.5		dBFS
		f _{IN} = 400 MHz	67.7		dBFS
		f _{IN} = 10 MHz	84.6		dBFS
		f _{IN} = 70 MHz	86.9	74.0	dBFS
SFDR	Spurious Free Dynamic Range	f _{IN} = 169 MHz	84.5		dBFS
		f _{IN} = 238 MHz	85.0		dBFS
		f _{IN} = 400 MHz	75.0		dBFS
		f _{IN} = 10 MHz	11.54		Bits
		f _{IN} = 70 MHz	11.5	10.9	Bits
ENOB	Effective Number of Bits	f _{IN} = 169 MHz	11.3		Bits
	f _{IN} = 238 MHz	11.2		Bits	
		f _{IN} = 400 MHz	10.8		Bits
		f _{IN} = 10 MHz	-79.9		dBFS
		f _{IN} = 70 MHz	-82.2	-72.0	dBFS
ΓHD	Total Harmonic Disortion	f _{IN} = 169 MHz	-80.8		dBFS
		f _{IN} = 238 MHz	-81.9		dBFS
	f _{IN} = 400 MHz	-73.0		dBFS	
		f _{IN} = 10 MHz	-95.2		dBFS
		f _{IN} = 70 MHz	-94.3	-77.0	dBFS
H2	Second Harmonic Distortion	f _{IN} = 169 MHz	-85.9		dBFS
		f _{IN} = 238 MHz	-85.0		dBFS
		f _{IN} = 400 MHz	-75.0		dBFS
		f _{IN} = 10 MHz	-84.6		dBFS
		f _{IN} = 70 MHz	-86.9	-74.0	dBFS
НЗ	Third Harmonic Distortion	f _{IN} = 169 MHz	-84.5		dBFS
		f _{IN} = 238 MHz	-97.1		dBFS
		f _{IN} = 400 MHz	-79.2		dBFS
		f _{IN} = 10 MHz	71.4		dBFS
		f _{IN} = 70 MHz	71.2	67.7	dBFS
SINAD	Signal-to-Noise and Distortion Ratio	f _{IN} = 169 MHz	69.6		dBFS
		f _{IN} = 238 MHz	69.2		dBFS
		f _{IN} = 400 MHz	66.6		dBFS

Logic and Power Supply Electrical Characteristics

Unless otherwise specified, the following specifications apply: V_{IN} = -1 dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 155 MHz, V_{CM} = V_{RM} , C_L = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C. **Boldface limits apply for T_{MIN}** $\leq T_A \leq T_{MAX}$. All other limits apply for T_A = 25°C (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)
CLK INP	UT CHARACTERISTICS				•
V _{IN(1)}	Logical "1" Input Voltage	$V_{D} = 3.6V$		2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	$V_D = 3.0V$		0.8	V (max)
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 3.3V	10		μA
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$	-10		μA
C _{IN}	Input Capacitance		5		pF
DIGITAL	OUTPUT CHARACTERISTICS (D0+/- to	D13+/-, DRDY+/-, OVR+/-)			•
V	LVDC differential output voltage	(Note 14)	350	250	mV _{P-P} (min)
V_{OD}	LVDS differential output voltage	(Note 14)	350	450	mV _{P-P} (max)
V	The common-mode voltage of the LVDS	(Note 14)	1.22	1.125	V (min)
V _{os}	output	(Note 14)	1.22	1.375	V (max)
R_L	Intended Load Resistance		100		Ω
POWER SUPPLY CHARACTERISTICS					
I _A	Analog Supply Current	Full Operation	273	341	mA (max)
I_D	Digital Supply Current	Full Operation	15	17.1	mA (max)
I _{DR}	Digital Output Supply Current	Full Operation	31.5		mA
	Power Consumption	Excludes I _{DR}	951	1181	mW (max)
	Power Down Power Consumption		15		mW
	Sleep Power Consumption		50		mW

Timing and AC Characteristics

Unless otherwise specified, the following specifications apply: V_{IN} = -1dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 170 MHz, V_{CM} = V_{RM} , C_L = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C. Timing measurements are taken at 50% of the signal amplitude. **Boldface limits apply for**

 $T_{MIN} \le T_A \le T_{MAX}$. All other limits apply for $T_A = 25$ °C (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)
	Maximum Clock Frequency			155	MHz (max)
	Minimum Clock Frequency			5	MHz (min)
	Clock High Time		3.0		ns
	Clock Low Time		3.0		ns
	Conversion Latency			8.5	Clock Cycles
t _{OD}	Output Delay of CLK to DATA	Relative to falling edge of CLK	4.0		ns
t _{DV}	Data Output Valid Time	Time output data is valid before the output edge of DRDY (Note 14)	1.3	0.9	ns (min)
t _{DNV}	Data Output Not Valid Time	Time till output data is not valid after the output edge of DRDY (Note 14)	1.3	0.9	ns (min)
t _{AD}	Aperture Delay		0.5		ns
	Aperture Jitter		0.08		ps rms
	Power Down Recovery Time	0.1 μF on pins 43, 44; 10 μF and 0.1 μF between pins 43, 44; 0.1 μF and 10 μF on pins 45, 46	3.0		ms
	Sleep Recovery Time	0.1 μF on pins 43, 44; 10 μF and 0.1 μF between pins 43, 44; 0.1 μF and 10 μF on pins 45, 46	100		μs

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

Note 2: All voltages are measured with respect to GND = AGND = DRGND = DV, unless otherwise specified.


Note 3: When the input voltage at any pin exceeds the power supplies (that is, $V_{IN} < AGND$, or $V_{IN} > V_A$), the current at that pin should be limited to ± 5 mA. The ± 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of ± 5 mA to 10.

Note 4: The maximum allowable power dissipation is dictated by $T_{J,max}$, the junction-to-ambient thermal resistance, (θ_{JA}) , and the ambient temperature, (T_A) , and can be calculated using the formula $P_{D,max} = (T_{J,max} - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

Note 5: Human Body Model is 100 pF discharged through a 1.5 k Ω resistor. Machine Model is 220 pF discharged through 0 Ω

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per (Note 3). However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section.



3000521

Note 8: To guarantee accuracy, it is required that IV_A-V_DI ≤ 100 mV and separate bypass capacitors are used at each power supply pin.

Note 9: With the test condition for V_{REF} = +1.0V (2 V_{P-P} differential input), the 14-Bit LSB is 122.1 μ V.

Note 10: Typical figures are at $T_A = 25$ °C and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: The input capacitance is the sum of the package/pin capacitance and the sample and hold circuit capacitance.

Note 13: Optimum performance will be obtained by keeping the reference input in the 0.9V to 1.1V range. The LM4051CIM3-ADJ (SOT-23 package) is recommended for external reference applications.

Note 14: This test parameter is guaranteed by design and characterization.

Specification Definitions

APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conversion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

COMMON MODE VOLTAGE (V_{CM}) is the common DC voltage applied to both input terminals of the ADC.

CONVERSION LATENCY is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:

Gain Error = Positive Full Scale Error – Negative Full Scale Error

It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:

PGE = Positive Full Scale Error - Offset Error NGE = Offset Error - Negative Full Scale Error

INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is $V_{FS}/2^n$, where " V_{FS} " is the full scale input voltage and "n" is the ADC resolution in bits.

LVDS DIFFERENTIAL OUTPUT VOLTAGE (V_{OD}) is the absolute value of the differnece between V_{DX_+} and V_{DX_-} outputs; each measured with respect to Ground.

LVDS OUTPUT OFFSET VOLTAGE (V_{OS}) is the midpoint between the DX+ and DX- pins' output voltages; i.e., $[V_{Dx+} + V_{Dx}]/2$.

10

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC14V155 is guaranteed not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of $\frac{1}{2}$ LSB above negative full scale.

OFFSET ERROR is the difference between the two input voltages $[(V_{IN}^+) - (V_{IN}^-)]$ required to cause a transition from code 8191 to 8192.

OUTPUT DELAY is the time delay after the falling edge of the clock before the data update is presented at the output pins.

PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.

POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply limit to the Full-Scale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as


THD = 20 x log
$$\sqrt{\frac{f_2^2 + \dots + f_{10}^2}{f_1^2}}$$

where $\rm f_1$ is the RMS power of the fundamental (output) frequency and $\rm f_2$ through $\rm f_{10}$ are the RMS power of the first 9 harmonic frequencies in the output spectrum.

SECOND HARMONIC DISTORTION (2ND HARM) is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.

Timing Diagram



Output Timing

Transfer Characteristic






FIGURE 1. Transfer Characteristic (Offset Binary Format)

Typical Performance Characteristics, DNL, INL


Unless otherwise specified, the following specifications apply: V_{IN} = -1dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 155 MHz, V_{CM} = V_{RM} , C_L = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C. (Notes 7, 8, 9)








Typical Performance Characteristics, Dynamic Performance


Unless otherwise specified, the following specifications apply: V_{IN} = -1dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 155 MHz, f_{IN} = 70 MHz, V_{CM} = V_{RM} , C_L = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C.


















Typical Performance Characteristics, Dynamic Performance

Unless otherwise specified, the following specifications apply: V_{IN} = -1dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 155 MHz, f_{IN} = 70 MHz, V_{CM} = V_{RM} , C_L = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C.











Typical Performance Characteristics, Dynamic Performance

Unless otherwise specified, the following specifications apply: V_{IN} = -1dBFS, AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_{DR} = +1.8V, Internal V_{REF} = +1.0V, f_{CLK} = 155 MHz, f_{IN} = 70 MHz, V_{CM} = V_{RM} , C_L = 5 pF/pin, Single-Ended Clock Mode, Offset Binary Format. Typical values are for T_A = 25°C.

Spectral Response @ 70 MHz Input




30005292




30005293

Spectral Response @ 238 MHz Input




3000529

Spectral Response @ 350 MHz Input



30005296

Spectral Response @ 400 MHz Input



30005297

Functional Description

Operating on dual +3.3V and +1.8V supplies, the AD-C14V155 digitizes a differential analog input signal to 14 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance.

The user has the choice of using an internal 1.0V stable reference, or using an external reference. The ADC14V155 will accept an external reference between 0.9V and 1.1V (1.0V recommended) which is buffered on-chip to ease the task of driving that pin. The +1.8V output driver supply reduces power consumption and decreases the noise at the output of the converter.

The quad state function pin CLK_SEL/DF (pin 8) allows the user to choose between using a single-ended or a differential clock input and between offset binary or 2's complement output data format. The digital outputs are LVDS compatible signals that are clocked by a synchronous data ready output signal (DRDY pins 33, 34) at the same rate as the clock input. For the ADC14V155 the clock frequency can be between 5 MSPS and 155 MSPS (typical) with fully specified performance at 155 MSPS. The analog input is acquired at the falling edge of the clock and the digital data for a given sample is output on the falling edge of the DRDY signal and is delayed by the pipeline for 8.5 clock cycles. The data should be captured on the rising edge of the DRDY signal.

Power-down is selectable using the PD/Sleep pin (pin 7). A logic high on the PD/Sleep pin disables everything except the voltage reference circuitry and reduces the converter power consumption to 15 mW. When PD/Sleep is biased to $\rm V_A/2$ the the chip enters sleep mode. In sleep mode everything except the voltage reference circuitry and its accompanying on chip buffer is disabled; power consumption is reduced to 50 mW. For normal operation, the PD/Sleep pin should be connected to the analog ground (AGND). A duty cycle stabilizer maintains performance over a wide range of clock duty cycles.

Applications Information

1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC14V155:

 $3.0V \le V_A \le 3.6V$ $V_D = V_A$ $V_{DR} = 1.8V$

 $5 \text{ MHz} \le f_{\text{CLK}} \le 155 \text{ MHz}$

1.0V internal reference 0.9V \leq V_{REF} \leq 1.1V (for an external reference)

 $V_{CM} = 1.5V \text{ (from } V_{RM})$ Single Ended Clock Mode

2.0 ANALOG INPUTS

2.1 Signal Inputs

2.1.1 Differential Analog Input Pins

The ADC14V155 has one pair of analog signal input pins, V_{IN} + and V_{IN} -, which form a differential input pair. The input signal, V_{IN} , is defined as

16

$$V_{INI} = (V_{INI} +) - (V_{INI} -)$$

Figure 2 shows the expected input signal range. Note that the common mode input voltage, $V_{\rm CM}$, should be 1.5V. Using $V_{\rm RM}$ (pin 45) for $V_{\rm CM}$ will ensure the proper input common mode level for the analog input signal. The peaks of the individual input signals should each never exceed 2.6V. Each analog input pin of the differential pair should have a peak-to-peak voltage equal to the reference voltage, $V_{\rm REF}$, be 180° out of phase with each other and be centered around $V_{\rm CM}$. The peak-to-peak voltage swing at each analog input pin should not exceed the value of the reference voltage or the output data will be clipped.




FIGURE 2. Expected Input Signal Range

For single frequency sine waves the full scale error in LSB can be described as approximately

$$E_{FS} = 16384 (1 - \sin (90^{\circ} + \text{dev}))$$

Where dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to each other (see *Figure 3*). For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.




FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

It is recommended to drive the analog inputs with a source impedance less than 100Ω . Matching the source impedance for the differential inputs will improve even ordered harmonic performance (particularly second harmonic).

Table 1 indicates the input to output relationship of the AD-C14V155.

TABLE 1. Input to Output Relationship

V _{IN+}	V _{IN-}	Binary Output	2's Complement Output	
V _{CM} – V _{REF} /2	V _{CM} + V _{REF} /2	00 0000 0000 0000	10 0000 0000 0000	Negative Full-Scale
V _{CM} – V _{REF} /4	V _{CM} + V _{REF} /4	01 0000 0000 0000	11 0000 0000 0000	
V _{CM}	V _{CM}	10 0000 0000 0000	00 0000 0000 0000	Mid-Scale
V _{CM} + V _{REF} /4	V _{CM} – V _{REF} /4	11 0000 0000 0000	01 0000 0000 0000	
V _{CM} + V _{REF} /2	V _{CM} – V _{REF} /2	11 1111 1111 1111	01 1111 1111 1111	Positive Full-Scale

2.1.2 Driving the Analog Inputs

The $\rm V_{IN}+$ and the $\rm V_{IN}-$ inputs of the ADC14V155 have an internal sample-and-hold circuit which consists of an analog switch followed by a switched-capacitor amplifier. The analog inputs are connected to the sampling capacitors through NMOS switches, and each analog input has parasitic capacitances associated with it.

When the clock is high, the converter is in the sample phase. The analog inputs are connected to the sampling capacitor through the NMOS switches, which causes the capacitance at the analog input pins to appear as the pin capacitance plus the internal sample and hold circuit capacitance (approximately 9 pF). While the clock level remains high, the sampling capacitor will track the changing analog input voltage. When the clock transitions from high to low, the converter enters the hold phase, during which the analog inputs are disconnected from the sampling capacitor. The last voltage that appeared at the analog input before the clock transition will be held on the sampling capacitor and will be sent to the ADC core. The capacitance seen at the analog input during the hold phase appears as the sum of the pin capacitance and the parasitic capacitances associated with the sample and hold circuit of each analog input (approximately 6 pF). Once the clock signal transitions from low to high, the analog inputs will be reconnected to the sampling capacitor to capture the next sample. Usually, there will be a difference between the held voltage on the sampling capacitor and the new voltage at the analog input. This will cause a charging glitch that is proportional to the voltage difference between the two samples to appear at the analog input pin. The input circuitry must be fast enough to allow the sampling capacitor to settle before the clock signal goes low again, as incomplete settling can degrade the SFDR performance.

A single-ended to differential conversion circuit is shown in *Figure 4*. A transformer is preferred for high frequency input signals. Terminating the transformer on the secondary side provides two advantages. First, it presents a real broadband impedance to the ADC inputs and second, it provides a common path for the charging glitches from each side of the differential sample-and-hold circuit.

One short-coming of using a transformer to achieve the single-ended to differential conversion is that most RF transformers have poor low frequency performance. A differential amplifier can be used to drive the analog inputs for low frequency applications. The amplifier must be fast enough to settle from the charging glitches on the analog input resulting from the sample-and-hold operation before the clock goes high and the sample is passed to the ADC core.

The SFDR performance of the converter depends on the external signal conditioning circuity used, as this affects how quickly the sample-and-hold charging glitch will settle. An external resistor and capacitor network as shown in *Figure 4* should be used to isolate the charging glitches at the ADC input from the external driving circuit and to filter the wideband noise at the converter input. These components should be

placed close to the ADC inputs because the analog input of the ADC is the most sensitive part of the system, and this is the last opportunity to filter that input. For Nyquist applications the RC pole should be at the ADC sample rate. The ADC input capacitance in the sample mode should be considered when setting the RC pole. For wideband undersampling applications, the RC pole should be set at about 1.5 to 2 times the maximum input frequency to maintain a linear delay response.

2.1.3 Input Common Mode Voltage

The input common mode voltage, V_{CM} , should be in the range of 1.4V to 1.6V and be a value such that the peak excursions of the analog signal do not go more negative than ground or more positive than 2.6V. It is recommended to use V_{RM} (pin 45) as the input common mode voltage.

2.2 Reference Pins

The ADC14V155 is designed to operate with an internal 1.0V reference, or an external 1.0V reference, but performs well with external reference voltages in the range of 0.9V to 1.1V. The internal 1.0 Volt reference is the default condition when no external reference input is applied to the V_{REF} pin. If a voltage in the range of 0.9V to 1.1V is applied to the V_{REF} pin, then that voltage is used for the reference. The V_{REF} pin should always be bypassed to ground with a 0.1 μF capacitor close to the reference input pin. Lower reference voltages will decrease the signal-to-noise ratio (SNR) of the ADC14V155. Increasing the reference voltage (and the input signal swing) beyond 1.1V may degrade THD for a full-scale input, especially at higher input frequencies.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The Reference Bypass Pins (V_{RP} , V_{RM} , and V_{RN}) are made available for bypass purposes. All these pins should each be bypassed to ground with a 0.1 µF capacitor. A 0.1 µF and a 10 µF capacitor should be placed between the V_{RP} and V_{RN} pins, as shown in *Figure 4*. This configuration is necessary to avoid reference oscillation, which could result in reduced SF-DR and/or SNR. V_{RM} may be loaded to 1mA for use as a temperature stable 1.5V reference. The remaining pins should not be loaded.

Smaller capacitor values than those specified will allow faster recovery from the power down and sleep modes, but may result in degraded noise performance. Loading any of these pins, other than V_{RM} , may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

$$\begin{split} &V_{RM} = 1.5 \ V \\ &V_{RP} = V_{RM} + V_{REF} \ / \ 2 \\ &V_{RN} = V_{RM} - V_{REF} \ / \ 2 \end{split}$$

2.3 Control Inputs

2.3.1 Power-Down & Sleep (PD/Sleep)

The power-down and sleep modes can be enabled through this three-state input pin. *Table 2* shows how to utilize these options.

TABLE 2. Power Down/Sleep Selection Table

PD Input Voltage	Power State
V_A	Power-down
V _A /2	Sleep
AGND	On

The power-down and sleep modes allows the user to conserve power when the converter is not being used. In the power-down state all bias currents of the analog circuitry, excluding the reference are shut down which reduces the power consumption to 15 mW with no clock running. In sleep mode some additional buffer circuitry is left on to allow an even faster wake time; power consumption in the sleep mode is 50 mW with no clock running. In both of these modes the output data pins are undefined and the data in the pipeline is corrupted.

The Exit Cycle time for both the sleep and power-down mode is determined by the value of the capacitors on the $\rm V_{RP}, \rm V_{RM}$ and $\rm V_{RN}$ reference bypass pins (pins 43, 44 and 45). These capacitors lose their charge when the ADC is not operating and must be recharged by on-chip circuitry before conversions can be accurate. For power-down mode the Exit Cycle time is about 3 ms with the recommended component values. The Exit Cycle time is faster for sleep mode. Smaller capacitor values allow slightly faster recovery from the power down and sleep mode, but can result in a reduction in SNR, SINAD and ENOB performance.

2.3.2 Clock Mode Select/Data Format (CLK_SEL/DF)

Single-ended versus differential clock mode and output data format are selectable using this quad-state function pin. *Table 3* shows how to select between the clock modes and the output data formats.

TABLE 3. Clock Mode and Data Format Selection Table

CLK_SEL/DF Input Voltage	Clock Mode	Output Data Format
V _A	Differential	2's Complement
(2/3) * V _A	Differential	Offset Binary
(1/3) * V _A	Single-Ended	2's Complement
AGND	Single-Ended	Offset Binary

3.0 CLOCK INPUTS

The CLK+ and CLK- signals control the timing of the sampling process. The CLK_SEL/DF pin (pin 8) allows the user to configure the ADC for either differential or single-ended clock mode (see Section 3.3). In differential clock mode, the two clock signals should be exactly 180° out of phase from each other and of the same amplitude. In the single-ended clock mode, the clock signal should be routed to the CLK+ input and the CLK- input should be tied to AGND in combination with the correct setting from *Table 3*.

To achieve the optimum noise performance, the clock inputs should be driven with a stable, low jitter clock signal in the range indicated in the Electrical Table. The clock input signal should also have a short transition region. This can be achieved by passing a low-jitter sinusoidal clock source

through a high speed buffer gate. This configuration is shown in *Figure 4*. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°. *Figure 4* shows the recommended clock input circuit.

The clock signal also drives an internal state machine. If the clock is interrupted, or its frequency is too low, the charge on the internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the minimum sample rate.

The clock line should be terminated at its source in the characteristic impedance of that line. Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 for information on setting characteristic impedance.

It is highly desirable that the the source driving the ADC clock pins only drive that pin. However, if that source is used to drive other devices, then each driven pin should be AC terminated with a series RC to ground, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times t_{PD} \times L}{Z_{o}}$$

where t_{PD} is the signal propagation rate down the clock line, "L" is the line length and Z_{O} is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical t_{PD} is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and t_{PD} should be the same (inches or centimeters).

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC14V155 has a Duty Cycle Stabilizer. It is designed to maintain performance over a clock duty cycle range of 30% to 70%.

4.0 DIGITAL OUTPUTS

18

Digital outputs consist of the LVDS signals D0-D13, DRDY and ${\sf OVR}.$

The ADC14V155 has 16 LVDS compatible data output pins: 14 data output bits corresponding to the converted input value, a data ready (DRDY) signal that should be used to capture the output data and an over-range indicator (OVR) which is set high when the sample amplitude exceeds the 14-Bit conversion range. Valid data is present at these outputs while the PD/Sleep pin is low.

The odd data bits should be captured with the falling edge of DRDY and the even data bits should be captured with the rising edge of DRDY.

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through $V_{\rm DR}$ and DRGND. These large charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 5 pF/pin will cause $t_{\rm OD}$ to increase, reducing the setup and hold time of the ADC output data. The result could be an apparent reduction in dynamic performance.

To minimize noise due to output switching, the load currents at the digital outputs should be minimized. This can be

achieved by keeping the PCB traces less than 2 inches long; longer traces are more susceptible to noise. Try to place the

100 ohm termination resistor as close to the receiving circuit as possible. See *Figure 4*.




FIGURE 4. Application Circuit using Transformer Drive Circuit

5.0 POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 0.1 μ F capacitor and with a 0.01 μ F ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC14V155 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV_{P,P}.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

The V_{DR} pin provides power for the output drivers and may be operated from a supply in the range of 1.6V to 2.0V. This enables lower power operation, reduces the noise coupling effects from the digital outputs to the analog circuitry and simplifies interfacing to lower voltage devices and systems. Note, however, that t_{OD} increases with reduced V_{DR} .

6.0 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC14V155 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DRGND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DRGND pins should NOT be connected to system ground in close proximity to any of the ADC14V155's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane area.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors and transformers. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors and transformers should *not* be placed side by side, even with just a small part of their bodies beside each other. For instance, place transformers for the analog input and the clock input at 90° to one another to avoid magnetic coupling.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board.

All digital circuitry and dynamic I/O lines should be placed in the digital area of the board. The ADC14V155 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

7.0 DYNAMIC PERFORMANCE

To achieve the best dynamic performance, the clock source driving the CLK input must have a sharp transition region and be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 5*. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented. Best performance will be obtained with a single-ended drive input drive, compared with a differential clock. As mentioned in Section 6.0, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR perfor-

mance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.





FIGURE 5. Isolating the ADC Clock from other Circuitry with a Clock Tree

Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead LLP Package
Ordering Number ADC14V155CISQ
NS Package Number SQA48A

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe **Customer Support Center**

Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Customer Support Center** Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560