## Dual 10-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS Outputs

## General Description

The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900 MHz . Fabricated in core CMOS process, the ADC10DV200 may be operated from a single 1.8 V power supply. The ADC10DV200 achieves approximately 9.6 effective bits at Nyquist and consumes just 280 mW at 170MSPS in CMOS mode and 450 mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates.

## Applications

- Communications
- Medical Imaging
- Portable Instrumentation
- Digital Video


## Features

- Single 1.8 V power supply operation.
- Power scaling with clock frequency.
- Internal sample-and-hold.
- Internal or external reference.
- Power down mode.
- Offset binary or 2's complement output data format.
- LVDS or CMOS output signals.
- 60-pin LLP package, ( $9 \times 9 \times 0.8 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pin-pitch)
- Clock Duty Cycle Stabilizer.
- IF Sampling Bandwidth $>900 \mathrm{MHz}$.


## Key Specifications

- Resolution

10 Bits

- Conversion Rate 200 MSPS
- ENOB
- SNR
- SINAD
- SFDR
- LVDS Power
- CMOS Power
- Operating Temp. Range


## Block Diagram



30082002


## Ordering Information

| Industrial $\left(\mathbf{- 4 0}{ }^{\circ} \mathbf{C} \leq \mathbf{T}_{\mathbf{A}} \mathbf{\leq + 8 5}{ }^{\circ} \mathbf{C}\right)$ | Package |
| :---: | :---: |
| ADC10DV200CISQ | 60 Pin LLP |
| ADC10DV200CISQE | 60 Pin LLP, |
|  | 250 pc. Tape and Reel |
| ADC10DV200EB | Evaluation Board |

Pin Descriptions and Equivalent Circuits

| Pin No. | Symbol | Equivalent Circuit | Description |
| :---: | :---: | :---: | :---: |
| ANALOG I/O |  |  |  |
| $\begin{gathered} 13 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \mathrm{A}+ \\ & \mathrm{V}_{\mathrm{IN}} \mathrm{~B}+ \\ & \hline \end{aligned}$ |  | Differential analog input pins. The differential full-scale input signal level is $1.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ with each input pin signal centered on a common mode voltage, $\mathrm{V}_{\mathrm{CM}}$. |
| 14 2 | $\begin{aligned} & \mathrm{V}_{\text {IN }} \mathrm{A}- \\ & \mathrm{V}_{\text {IN }} \mathrm{B}- \end{aligned}$ |  |  |
| $\begin{gathered} 10 \\ 6 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{RP}} \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{RP}} \mathrm{~B} \end{aligned}$ |  | These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) $0.1 \mu \mathrm{~F}$ capacitor placed very close to the pin to minimize stray inductance. An 0201 size 0.1 $\mu \mathrm{F}$ capacitor should be placed between $\mathrm{V}_{\mathrm{RP}}$ and $\mathrm{V}_{\mathrm{RN}}$ as close to the pins as possible. <br> $\mathrm{V}_{\mathrm{RP}}$ and $\mathrm{V}_{\mathrm{RN}}$ should not be loaded. $\mathrm{V}_{\mathrm{RM}}$ may be loaded to 1 mA for use as a temperature stable 0.9 V reference. It is recommended to use $\mathrm{V}_{\mathrm{RM}}$ to provide the common mode voltage, $\mathrm{V}_{\mathrm{CM}}$ for the differential analog inputs. |
| $\begin{gathered} \hline 11 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{RM}} \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{RM}} \mathrm{~B} \end{aligned}$ |  |  |
| 9 7 | $\begin{aligned} & \mathrm{V}_{\mathrm{RN}} \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{RN}} \mathrm{~B} \end{aligned}$ |  |  |
| 17 | $V_{\text {REF }}$ |  | Reference Voltage select pin and external reference input. The relationship between the voltage on the pin and the reference voltage is as follows: |
| 19 | $\mathrm{R}_{\text {EXT }}$ |  | Programming resistor for analog bias current. Nominally a $3.3 \mathrm{k} \Omega$ to AGND for 200MSPS, or tie to $\mathrm{V}_{\mathrm{A}}$ to use the internal frequency scaling current. |
| 20 | DF/DCS |  | Data Format/Duty Cycle Correction selection pin. (see Table 1) |


| Pin No. | Symbol | Equivalent Circuit | Description |
| :---: | :---: | :---: | :---: |
| DIGITAL I/O |  |  |  |
| $\begin{aligned} & 57 \\ & 56 \end{aligned}$ | $\begin{aligned} & \text { CLK + } \\ & \text { CLK - } \end{aligned}$ |  | Clock input pins signal. The analog inputs are sampled on the rising edge of this signal. The clock can be configured for single-ended mode by shorting the CLK- pin to AGND. When in differential mode, the common mode voltage for the clock is internally set to 1.2 V . |
| $\begin{aligned} & 36 \\ & 53 \end{aligned}$ | $\begin{aligned} & \text { PD_A } \\ & \text { PD_B } \end{aligned}$ |  | Two-state input controlling Power Down. $P D=V_{A}$, Power Down is enabled and power dissipation is reduced. <br> PD = AGND, Normal operation. |
| 23 | OUTSEL |  | Two-state input controlling Output Mode. OUTSEL = $\mathrm{V}_{\mathrm{D}}$, LVDS Output Mode. OUTSEL = AGND, CMOS Output Mode. |
| LVDS Output Mode |  |  |  |
| 24, 25 | D0+,D0- |  | LVDS Output pairs for bits 0 through 9. A-channel and Bchannel digital LVDS outputs are interleaved. A channel is ready at rising edge of DRDY and B channel is ready at the falling edge of DRDY. |
| 26, 27 | D1+, D1- |  |  |
| 28, 29 | D2+, D2- |  |  |
| 32, 33 | D3+, D3- |  |  |
| 34, 35 | D4+, D4- |  |  |
| 39, 40 | D5+, D5- |  |  |
| 41, 42 | D6+, D6- |  |  |
| 43, 44 | D7+, D7- |  |  |
| $47,48$ | D8+, D8- |  |  |
|  |  |  | Data Ready Strobe. This signal is a LVDS DDR clock used to |
| $\begin{aligned} & 37 \\ & 38 \end{aligned}$ | DRDY+ DRDY- |  | capture the output data. A-channel data is valid on the rising edge of this signal and $B$-channel data is valid on the falling edge. |
| $\begin{aligned} & 51 \\ & 52 \end{aligned}$ | OR+ OR- |  | ADC over-range Signal. This signals timing is formatted similarly to the data output signals. A channel is valid on DRDY rising and $B$ channel is valid on DRDY falling. This signal will go high when the respective channel exceeds the allowable range of the ADC. Nominally this signal will be low. |


| Pin No． | Symbol | Equivalent Circuit | Description |
| :---: | :---: | :---: | :---: |
| CMOS Output Mode |  |  |  |
| $\begin{aligned} & 24-29, \\ & 32-35 \end{aligned}$ | DA0－DA9 |  | Digital data output pins that make up the 10－bit conversion result for Channel A．DA0（pin 24）is the LSB，while DA9（pin 35）is the MSB of the output word．Output levels are CMOS compatible． |
| $\begin{aligned} & 39-44, \\ & 47-50 \end{aligned}$ | DB0－DB9 |  | Digital data output pins that make up the 10－bit conversion result for Channel B．DB0（pin 39）is the LSB，while DB9（pin 50 ）is the MSB of the output word．Output levels are CMOS compatible． |
| 37 | DRDYA |  | Data Ready Strobe for channel A．This signal is used to clock the A－Channel output data．DRDYA is a SDR clock with same frequency as CLK rate and data is valid on the rising edges． |
| 38 | DRDYB |  | Data Ready Strobe for channel B．This signal is used to clock the B－Channel output data．DRDYB is a SDR clock with same frequency as CLK rate and data is valid on the rising edges． |
| 51 | ORA |  | Overrange indicator for channel A．A high on this pin indicates that the input exceeded the allowable range for the converter． |
| 52 | ORB |  | Overrange indicator for channel B．A high on this pin indicates that the input exceeded the allowable range for the converter． |
| ANALOG POWER |  |  |  |
| $\begin{gathered} 8,16,18,59 \\ 60 \end{gathered}$ | $\mathrm{V}_{\text {A }}$ |  | Positive analog supply pins．These pins should be connected to a quiet source and be bypassed to AGND with $0.1 \mu \mathrm{~F}$ capacitors located close to the power pins． |
| $\begin{gathered} 1,4,12,15 \\ 22,55,58, E P \end{gathered}$ | AGND |  | The ground return for the analog supply． Exposed pad must be soldered to AGND to ensure rated performance． |
| DIGITAL POWER |  |  |  |
| 21， 54 | $\mathrm{V}_{\mathrm{D}}$ |  | Positive digital supply pins．These pins should be connected to a quiet source and be bypassed to AGND with $0.1 \mu \mathrm{~F}$ capacitors located close to the power pins． |
| 31， 45 | $V_{\text {DR }}$ |  | Positive driver supply pin for the output drivers．This pin should be connected to a quiet voltage source and be bypassed to DRGND with a $0.1 \mu \mathrm{~F}$ capacitor located close to the power pin． |
| 30， 46 | DRGND |  | The ground return for the digital output driver supply．This pin should be connected to the system digital ground． |

TABLE 1．Voltage on DF／DCS Pin and Corresponding Chip Response

| Voltage on DF／DCS |  |  |  | Results | Suggestions |
| :---: | :---: | :---: | :---: | :--- | :--- |
| Min | Max | DF | DCS |  |  |
| 0 mV | 200 mV | 1 | 1 | 2＇s complement data，duty cycle correction on | Tie to AGND |
| 250 mV | 600 mV | 0 | 0 | Offset binary data，duty cycle correction off | Leave floating |
| 750 mV | 1250 mV | 1 | 0 | 2＇s complement data，duty cycle correction off |  |
| 1400 mV | $\mathrm{V}_{\mathrm{A}}$ | 0 | 1 | Offset binary data，duty cycle correction on | Tie to VA |

Absolute Maximum Ratings (Notes 3, 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage ( $\left.\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{D}} \mathrm{V}_{\mathrm{DR}}\right)$ | -0.3 V to 2.2 V |
| :--- | ---: |
| Voltage on Any Pin | -0.3 V to $\left(\mathrm{V}_{\mathrm{A}}+0.3 \mathrm{~V}\right)$ |
| $\quad$ (Not to exceed 2.2V) |  |
| Input Current at Any Pin other | $\pm 25 \mathrm{~mA}$ |
| than Supply Pins (Note 4) |  |
| Package Input Current (Note 4) | $\pm 50 \mathrm{~mA}$ |
| Max Junction Temp ( $\left.\mathrm{T}_{\mathrm{J}}\right)$ | $+150^{\circ} \mathrm{C}$ |
| Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ | $30^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD Rating (Note 6) |  |
| $\quad$ Human Body Model | 2500 V |
| Machine Model | 250 V |
| Human Body Model | 750 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering process must comply with National |  |
| Semiconductor's Reflow Temperature Profile |  |
| specifications. Refer to www.national.com/packaging. |  |
| (Note 7) |  |

-0.3 V to 2.2 V
Voltage on Any Pin
-0.3 V to $\left(\mathrm{V}_{\mathrm{A}}+0.3 \mathrm{~V}\right)$
$\pm 25 \mathrm{~mA}$
than Supply Pins (Note 4)
Package Input Current (Note 4) $\pm 50 \mathrm{~mA}$
Max Junction Temp $\left(\mathrm{T}_{\mathrm{J}}\right) \quad+150^{\circ} \mathrm{C}$
ESD Rating (Note 6)
Human Body Model 2500V
Machine Model 250 V
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Soldering process must comply with National
Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 7)

Operating Ratings (Notes 1,3)
Operating Temperature
Supply Voltage ( $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{D}}, \mathrm{V}_{\mathrm{DR}}$ ) Clock Duty Cycle
(DCS Enabled)
(DCS disabled)
$V_{C M}$
$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ +1.7 V to +1.9 V

30/70 \%
48/52 \%
0.8 V to 1.0 V

## Converter Electrical Characteristics

Unless otherwise specified, the following specifications apply: $\mathrm{AGND}=\mathrm{DRGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{DR}}=+1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=200 \mathrm{MHz}$, CLK duty cycle $=50 \%$, $D C S=O N$, Internal 0.75V Reference, LVDS Output. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$. Boldface limits apply for $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$. All other limits apply for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Notes 8, 9 )

| Symbol | Parameter | Conditions | Typical <br> (Note 10) | Limits | Units <br> (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: |

STATIC CONVERTER CHARACTERISTICS


## Dynamic Converter Electrical Characteristics

Unless otherwise specified, the following specifications apply: AGND = DRGND $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{DR}}=+1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=200 \mathrm{MHz}$, CLK duty cycle $=50 \%$, DCS $=$ ON, Internal 0.75 V Reference, LVDS Output. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$. Boldface limits apply for $T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}$. All other limits apply for $T_{A}=+25^{\circ} \mathrm{C}$ (Notes 8, 9)

| Symbol | Parameter | Conditions | Typical (Note 10) | Limits | Units (Limits) (Note 2) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CONVERTER CHARACTERISTICS, $\mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  |  |  |  |  |
| FPBW | Full Power Bandwidth (Note 16) | -1 dBFS Input, -3 dB Corner | 900 |  | MHz |
| SNR | Signal-to-Noise Ratio (Note 13) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 59.9 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 59.9 | 59 | dBFS (min) |
| SFDR | Spurious Free Dynamic Range (Note14) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 82 |  | dBFS |
|  |  | $\mathrm{f}_{\text {IN }}=70 \mathrm{MHz}$ | 82 | 70 | dBFS (min) |
| ENOB | Effective Number of Bits | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 9.65 |  | Bits |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 9.65 | 9.48 | Bits (min) |
| H2 | Second Harmonic Distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | -94 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | -94 | -70 | dBFS (min) |
| H3 | Third Harmonic Distortion | $\mathrm{f}_{\text {IN }}=10 \mathrm{MHz}$ | -85 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | -84 | -70 | dBFS (min) |
| SINAD | Signal-to-Noise and Distortion Ratio (Note 15) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 59.8 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 59.8 | 58.9 | dBFS (min) |
| IMD | Intermodulation Distortion (Note 16) | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}} 1=69 \mathrm{MHz} \mathrm{~A} \mathrm{IN}^{1}=-7 \mathrm{dBFS} \\ & \mathrm{f}_{\mathrm{IN}} 2=70 \mathrm{MHz} \mathrm{~A} \\ & \hline \text { IN } 2=-7 \mathrm{dBFS} \end{aligned}$ | 93 |  | dBFS |
|  | Cross Talk (Note 16) | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}} 1=69 \mathrm{MHz} \mathrm{~A} \\ & \mathrm{f}_{\mathrm{IN}} 1=-1 \mathrm{dBFS} \\ & \mathrm{IN}^{2}=70 \mathrm{MHz} \mathrm{~A}_{\mathrm{IN}} 2=-1 \mathrm{dBFS} \\ & \hline \end{aligned}$ | 97 |  | dBFS |

## Power Supply Electrical Characteristics

Unless otherwise specified, the following specifications apply: $\mathrm{AGND}=\mathrm{DRGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{DR}}=+1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=200 \mathrm{MHz}$, CLK duty cycle $=50 \%$, $D C S=O N$, Internal $0.75 V$ Reference, LVDS Output. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$. Boldface limits apply for $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$. All other limits apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Notes 8, 9)

| Symbol | Parameter | Conditions | Typical (Note 10) | Limits | Units (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUT MODE |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{A}}$ | Analog Supply Current | Full Operation, Internal Bias | 160 |  | mA |
|  |  | Full Operation, External 3.3k Bias | 148 | 184 | mA (max) |
| $\mathrm{I}_{\mathrm{D}}$ | Digital Supply Current | Full Operation | 36 | 43 | mA (max) |
| $\mathrm{I}_{\mathrm{DR}}$ | Output Driver Supply Current |  | 64 | 80 | mA (max) |
|  | Power Consumption | Internal Bias | 473 |  | mW |
|  |  | External 3.3k ${ }^{\text {Bias }}$ | 450 | 524 | mW (max) |
|  | Power Down Power Consumption | $\mathrm{PDA}=\mathrm{PDB}=\mathrm{V}_{\mathrm{A}}$ | 57 |  | mW |
| CMOS OUTPUT MODE (Note 12) |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{A}}$ | Analog Supply Current | Full Operation, Internal Bias | 138 |  | mA |
|  |  | Full Operation, External 3.3k Bias | 124 |  |  |
| $\mathrm{I}_{\mathrm{D}}$ | Digital Supply Current | Full Operation | 31 |  | mA |
|  | Power Consumption | Internal Bias | 310 |  | mW |
|  |  | External 3.3k $\Omega$ Bias | 280 |  |  |
|  | Power Down Power Consumption | $\mathrm{PDA}=\mathrm{PDB}=\mathrm{V}_{\mathrm{A}}$ | 60 |  | mW |

## Input/Output Logic Electrical Characteristics

Unless otherwise specified, the following specifications apply: $A G N D=D R G N D=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{DR}}=+1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=200 \mathrm{MHz}$, CLK duty cycle $=50 \%, \mathrm{DCS}=\mathrm{ON}$, Internal 0.75 V Reference. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Boldface limits apply for $\mathrm{T}_{\text {min }}$ $\leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}$. All other limits apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Notes 8, 9)

| Symbol | Parameter | Conditions | Typical (Note 10) | Limits | Units (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUT CHARACTERISTICS (PD_A,PD_B,OUTSEL) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IN}(1)}$ | Logical "1" Input Voltage (Note 16) | $\mathrm{V}_{\mathrm{A}}=1.9 \mathrm{~V}$ |  | 0.89 | V (min) |
| $\mathrm{V}_{\text {IN(0) }}$ | Logical "0" Input Voltage (Note 16) | $\mathrm{V}_{\mathrm{A}}=1.7 \mathrm{~V}$ |  | 0.67 | V (max) |
| $\mathrm{I}_{\operatorname{IN}(1)}$ | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$ | 10.6 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN(0) }}$ | Logical "0" Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -7.6 |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Digital Input Capacitance |  | 2 |  | pF |
| LVDS OUTPUT CHARACTERISTICS (D0-D9,DRDY,OR) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OD}}$ | LVDS differential output voltage | (Note 16) | 330 |  | $\mathrm{mV} \mathrm{P}_{\text {P-P }}$ |
| $\pm \mathrm{V}_{\text {OD }}$ | Output Differential Voltage Unbalance |  | 0 | 50 | mV |
| $\mathrm{V}_{\text {OS }}$ | LVDS common-mode output voltage | (Note 16) | 1.25 |  | V |
| $\pm \mathrm{V}_{\text {OS }}$ | Offset Voltage Unbalance |  |  | 50 | mV |
| $\mathrm{R}_{\mathrm{L}}$ | Intended Load Resistance |  | 100 |  | $\Omega$ |
| CMOS OUTPUT CHARACTERISTICS (DA0-DA9,DB0-DB9,DRDY,OR) (Note 12) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{DR}}=1.8 \mathrm{~V}$ (Unloaded) | 1.8 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{DR}}=1.8 \mathrm{~V}$ (Unloaded) | 0 |  | V |
| $+\mathrm{l}_{\mathrm{OSC}}$ | Output Short Circuit Source Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -20 |  | mA |
| - ${ }^{\text {OSC }}$ | Output Short Circuit Sink Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{DR}}$ | 20 |  | mA |
| $\mathrm{C}_{\text {OUT }}$ | Digital Output Capacitance |  | 2 |  | pF |

## Timing and AC Characteristics

Unless otherwise specified, the following specifications apply: $A G N D=D R G N D=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{DR}}=+1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=200 \mathrm{MHz}$, CLK duty cycle $=50 \%$, DCS $=$ ON, Internal 0.75 V Reference. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Timing measurements are taken at $50 \%$ of the signal amplitude. Boldface limits apply for $T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}$. All other limits apply for $T_{A}=25^{\circ} \mathrm{C}$ (Notes 8, 9)

| Symbol | Parameter | Conditions | Typical (Note 10) | Limits | Units (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUT MODE |  |  |  |  |  |
|  | Maximum Clock Frequency |  |  | 200 | MHz (max) |
|  | Minimum Clock Frequency | DCS On DCS Off |  | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | MHz ( min ) |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High Time | DCS On DCS Off |  | $\begin{aligned} & 1.5 \\ & 2.4 \end{aligned}$ | ns (min) |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock Low Time | DCS On DCS Off |  | $\begin{aligned} & 1.5 \\ & 2.4 \end{aligned}$ | ns (min) |
| $\mathrm{t}_{\text {conv }}$ | Conversion Latency |  |  | $\begin{aligned} & \hline 5 / 5.5 \\ & (A / B) \end{aligned}$ | Clock Cycles |
| $\mathrm{t}_{\text {ODA }}$ | Output Delay of CLK to A-Channel Data | Relative to rising edge of CLK | 2.7 | 1.46 | ns (min) |
| $\mathrm{t}_{\text {ODB }}$ | Output Delay of CLK to B-Channel Data | Relative to falling edge of CLK | 2.7 | 1.46 | ns (min) |
| $\mathrm{t}_{\text {SU }}$ | Data Output Setup Time | Relative to DRDY | 1.2 | 0.7 | ns (min) |
| $\mathrm{t}_{\mathrm{H}}$ | Data Output Hold Time | Relative to DRDY | 1.2 | 0.7 | ns (min) |
| $\mathrm{t}_{\mathrm{AD}}$ | Aperture Delay |  | 0.7 |  | ns |
| $\mathrm{t}_{\mathrm{AJ}}$ | Aperture Jitter |  | 0.3 |  | ps rms |
| $\mathrm{t}_{\text {SKEW }}$ | Data-Data Skew |  | 20 | 470 | ps |


| Symbol | Parameter | Conditions | Typical （Note 10） | Limits | Units （Limits） |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS OUTPUT MODE（Notes 12，16） |  |  |  |  |  |
|  | Maximum Clock Frequency |  |  | 170 | MHz |
|  | Minimum Clock Frequency | DCS On DCS Off |  | $\begin{aligned} & \hline 65 \\ & 25 \end{aligned}$ | MHz |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High Time | $\begin{array}{\|l\|l\|} \hline \text { DCS On } \\ \text { DCs Off } \end{array}$ |  | $\begin{aligned} & \hline 1.76 \\ & 2.82 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{CL}}$ |  | $\begin{array}{\|l\|l\|} \hline \text { DCS On } \\ \text { DCS Off } \end{array}$ |  | $\begin{aligned} & 1.76 \\ & 2.82 \\ & \hline \end{aligned}$ | ns |
| $\mathrm{t}_{\text {conv }}$ | Conversion Latency |  |  | 5.5 | Clock Cycles |
| $\mathrm{t}_{\mathrm{OD}}$ | Output Delay of CLK to DATA | Relative to falling edge of CLK | 4.5 | $\begin{aligned} & \hline 3.15 \\ & 5.81 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ns}(\min ) \\ & \mathrm{ns}(\max ) \end{aligned}$ |
| $\mathrm{t}_{\text {SU }}$ | Data Output Setup Time（Note 16） | Relative to DRDY | 2.5 | 1.79 | ns（min） |
| ${ }_{\text {t }}$ | Data Output Hold Time（Note 16） | Relative to DRDY | 3.4 | 2.69 | ns（min） |
| $\mathrm{t}_{\text {AD }}$ | Aperture Delay |  | 0.7 |  | ns |
| $\mathrm{t}_{\mathrm{AJ}}$ | Aperture Jitter |  | 0.3 |  | ps rms |

Note 1：Absolute Maximum Ratings indicate limits beyond which damage to the device may occur．Operating Ratings indicate conditions for which the device is guaranteed to be functional，but do not guarantee specific performance limits．For guaranteed specifications and test conditions，see the Electrical Characteristics． The guaranteed specifications apply only for the test conditions listed．Some performance characteristics may degrade when the device is not operated under the listed test conditions．Operation of the device beyond the maximum Operating Ratings is not recommended．
Note 2：Units of dBFS indicates the value that would be attained with a full－scale input signal．
Note 3：All voltages are measured with respect to GND＝AGND＝DRGND＝OV，unless otherwise specified．
Note 4：When the input voltage at any pin exceeds the power supplies（that is， $\mathrm{V}_{\mathbb{I N}}<A G N D$ ，or $\mathrm{V}_{\mathbb{I N}}>\mathrm{V}_{\mathrm{A}}$ ），the current at that pin should be limited to $\pm 5 \mathrm{~mA}$ ．The $\pm 50 \mathrm{~mA}$ maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of $\pm 5 \mathrm{~mA}$ to 10 ．
Note 5：The maximum allowable power dissipation is dictated by $T_{J, \max }$ ，the junction－to－ambient thermal resistance，$\left(\theta_{\mathrm{JA}}\right)$ ，and the ambient temperature，（ $T_{A}$ ），and can be calculated using the formula $P_{D, \max }=\left(T_{J, \max }-T_{A}\right) / \theta_{J A}$ ．The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition（e．g．when input or output pins are driven beyond the power supply voltages，or the power supply polarity is reversed）．Such conditions should always be avoided．
Note 6：Human Body Model is 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor．Machine Model is 220 pF discharged through $0 \Omega$ resistor．Charged device model simulates a pin slowly acquiring charge（such as from a device sliding down the feeder in an automated assembler）then rapidly being discharged．
Note 7：Reflow temperature profiles are different for lead－free and non－lead－free packages．
Note 8：The inputs are protected as shown below．Input voltage magnitudes above $\mathrm{V}_{\mathrm{A}}$ or below GND will not damage this device，provided current is limited per （Note 4）．However，errors in the A／D conversion can occur if the input goes above $\mathrm{V}_{\mathrm{A}}$ or below AGND．


Note 9：With a full scale differential input of $1.5 \mathrm{~V}_{\text {P－p }}$ ，the 10 －bit LSB is 1.465 mV ．
Note 10：Typical figures are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and represent most likely parametric norms at the time of product characterization．The typical specifications are not guaranteed．
Note 11：The input capacitance is the sum of the package／pin capacitance and the sample and hold circuit capacitance．
Note 12：CMOS Specifications are for $\mathrm{F}_{\text {CLK }}=170 \mathrm{MHz}$ ．
Note 13：SNR minimum and typical values are for LVDS mode．Typical values for CMOS mode are typically 0.2 dBFS lower．
Note 14：SFDR minimum and typical values are for LVDS mode．Typical values for CMOS mode are typically 2dBFS lower．
Note 15：SINAD minimum and typical values are for LVDS mode．Typical values for CMOS mode are typically 0.1 dBFS lower．
Note 16：This parameter is guaranteed by design and／or characterization and is not tested in production．

## Specification Definitions

APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conversion.
APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output. The amount of SNR reduction can be calculated as

$$
\text { SNR Reduction }=20 \times \log _{10}\left[1 / 2 \times \pi \times f_{\mathrm{A}} \times \mathrm{t}_{\mathrm{j}}\right]
$$

CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.
COMMON MODE VOLTAGE $\left(\mathrm{V}_{\mathrm{CM}}\right)$ is the common DC voltage applied to both input terminals of the ADC.
CONVERSION LATENCY is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.
CROSSTALK is coupling of energy from one channel into the other channel
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio or SINAD. ENOB is defined as (SINAD 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:

> Gain Error $=$ Positive Full Scale Error - Negative Full Scale Error

It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:

> PGE = Positive Full Scale Error - Offset Error
> NGE $=$ Offset Error - Negative Full Scale Error

INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a best fit straight line. The deviation of any given code from this straight line is measured from the center of that code value.
INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.
LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is $\mathrm{V}_{\mathrm{FS}} / 2^{n}$, where " $\mathrm{V}_{\mathrm{FS}}$ " is the full scale input voltage and " n " is the ADC resoIution in bits.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC is guaranteed not to have any missing codes.
MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.
NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of $1 / 2$ LSB above negative full scale.
OFFSET ERROR is the difference between the two input voltages $\left[\left(\mathrm{V}_{\mathbb{I N}}+\right)-\left(\mathrm{V}_{\mathbb{I N}^{-}}\right)\right]$required to cause a transition from code 511 to 512.
OUTPUT DELAY is the time delay after the falling edge of the clock before the data update is presented at the output pins. PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.
POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of $11 / 2$ LSB below positive full scale.
POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply limit to the FullScale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB , of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.
SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB , of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB , between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.
TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB , of the rms total of the first six harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

where $f_{1}$ is the RMS power of the fundamental (output) frequency and $f_{2}$ through $f_{7}$ are the RMS power of the first six harmonic frequencies in the output spectrum.
SECOND HARMONIC DISTORTION (2ND HARM) is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.
THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.

## Timing Diagrams



FIGURE 1. LVDS Output Timing


FIGURE 2. CMOS Output Timing


FIGURE 3. Transfer Characteristic

Typical Performance Characteristics DNL, INL Unless otherwise specified, the following specifications apply: $A G N D=D R G N D=0 V, V_{A}=V_{D}=V_{D R}=+1.8 \mathrm{~V}, \mathrm{f}_{\text {CLK }}=200 \mathrm{MHz}, 50 \%$ Duty Cycle, DCS Enabled, LVDS Output, $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{RM},}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Typical Performance Characteristics Unless otherwise specified, the following specifications apply: $A G N D=D R G N D=0 V, V_{A}=V_{D}=V_{D R}=+1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=200 \mathrm{MHz}, 50 \%$ Duty Cycle, DCS disabled, LVDS Output, $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{RM}}, \mathrm{f}_{\mathrm{IN}}=$ $70 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

SNR, SINAD, SFDR vs. $\mathrm{V}_{\mathrm{A}}$


30082051
SNR, SINAD, SFDR vs. Temperature


30082053
SNR, SINAD, SFDR vs. Clock Duty Cycle, $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$


30082055

Distortion vs. $\mathrm{V}_{\mathrm{A}}$


30082052
Distortion vs. Temperature


Distortion vs. Clock Duty Cycle, $\mathrm{f}_{\mathrm{IN}}=\mathbf{1 0 M H z}$


SNR, SINAD, SFDR vs. Ext. Reference Voltage


SNR, SINAD, SFDR vs. Clock Frequency


30082059
SNR, SINAD, SFDR vs. Ext. $V_{\text {CM }}$



Distortion vs. Clock Frequency


30082060



30082063
Spectral Response @ $170 \mathbf{M H z}$ Input


Spectral Response @ $70 \mathbf{M H z}$ Input


30082064
IMD, $\mathrm{f}_{\mathrm{IN}} \mathbf{1}=\mathbf{6 9} \mathbf{M H z}, \mathrm{f}_{\mathrm{IN}} \mathbf{2}=\mathbf{7 0} \mathbf{M H z}$


Total Power vs. Clock Frequency, $\mathrm{f}_{\mathrm{IN}}=\mathbf{1 0} \mathbf{~ M H z}$


30082067

## Functional Description

Operating on a single +1.8 V supply, the ADC10DV200 digitizes two differential analog input signals to 10 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. The user has the choice of using an internal 0.75 V stable reference, or using an external 0.75 V reference. Any external reference is buffered on-chip to ease the task of driving that pin. Duty cycle stabilization and output data format are selectable using the quad state function DF/DCS pin (pin 20). The output data can be set for offset binary or two's complement.

## Applications Information

### 1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC10DV200:

$$
\begin{gathered}
1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 1.9 \mathrm{~V} \\
1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DR}} \leq \mathrm{V}_{\mathrm{A}}
\end{gathered}
$$

$45 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{CLK}} \leq 200 \mathrm{MHz}$, with DCS off
$65 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{CLK}} \leq 200 \mathrm{MHz}$, with DCS on
0.75 V internal reference
$\mathrm{V}_{\mathrm{REF}}=0.75 \mathrm{~V}$ (for an external reference)
$\mathrm{V}_{\mathrm{CM}}=0.9 \mathrm{~V}$ (from $\mathrm{V}_{\mathrm{RM}}$ )

### 2.0 ANALOG INPUTS

### 2.1 Signal Inputs

### 2.1.1 Differential Analog Input Pins

The ADC10DV200 has a pair of analog signal input pins for each of two channels. $\mathrm{V}_{\mathrm{IN}^{+}}$and $\mathrm{V}_{\mathrm{IN}^{-}}$form a differential input pair. The input signal, $\mathrm{V}_{\mathrm{IN}^{\prime}}$, is defined as

$$
\mathrm{V}_{\mathrm{IN}}=\left(\mathrm{V}_{\mathrm{IN}^{+}}\right)-\left(\mathrm{V}_{\mathrm{IN}^{-}}\right)
$$

Figure 4shows the expected input signal range. Note that the common mode input voltage, $\mathrm{V}_{\mathrm{CM}}$, should be 0.9 V . Using $V_{\mathrm{RM}}$ (pins 5,11) for $\mathrm{V}_{\mathrm{CM}}$ will ensure the proper input common mode level for the analog input signal. The positive peaks of the individual input signals should each never exceed 2.2V. Each analog input pin of the differential pair should have a maximum peak-to-peak voltage of 1.5 V , be $180^{\circ}$ out of phase with each other and be centered around $\mathrm{V}_{\mathrm{CM}}$. The peak-topeak voltage swing at each analog input pin should not exceed the 1 V or the output data will be clipped.

(b) Single-Ended Input

30082080


For single frequency sine waves the full scale error in LSB can be described as approximately

$$
\mathrm{E}_{\mathrm{FS}}=1024\left(1-\sin \left(90^{\circ}+\mathrm{dev}\right)\right)
$$

Where dev is the angular difference in degrees between the two signals having a $180^{\circ}$ relative phase relationship to each other (see Figure 5). For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.


FIGURE 5. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

It is recommended to drive the analog inputs with a source impedance less than $100 \Omega$. Matching the source impedance for the differential inputs will improve even ordered harmonic performance (particularly second harmonic).
Table 2 indicates the input to output relationship of the ADC10DV200.

FIGURE 4. Expected Input Signal Range

TABLE 2. Input to Output Relationship

| $\mathbf{V}_{\text {IN }}$ | $\mathbf{V}_{\text {IN- }}$ | Binary Output | 2's Complement Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CM}}-\mathrm{V}_{\text {REF }} / 2$ | $\mathrm{~V}_{\mathrm{CM}}+\mathrm{V}_{\text {REF }} / 2$ | 0000000000 | 1000000000 | Negative Full-Scale |
| $\mathrm{V}_{\mathrm{CM}}-\mathrm{V}_{\text {REF }} / 4$ | $\mathrm{~V}_{\mathrm{CM}}+\mathrm{V}_{\text {REF }} / 4$ | 0100000000 | 1100000000 |  |
| $\mathrm{~V}_{\mathrm{CM}}$ | $\mathrm{V}_{\mathrm{CM}}$ | 1000000000 | 0000000000 | Mid-Scale |
| $\mathrm{V}_{\mathrm{CM}}+\mathrm{V}_{\text {REF }} / 4$ | $\mathrm{~V}_{\mathrm{CM}}-\mathrm{V}_{\text {REF }} / 4$ | 1100000000 | 0100000000 |  |
| $\mathrm{~V}_{\mathrm{CM}}+\mathrm{V}_{\text {REF }} / 2$ | $\mathrm{~V}_{\mathrm{CM}}-\mathrm{V}_{\text {REF }} / 2$ | 1111111111 | 0111111111 | Positive Full-Scale |

### 2.1.2 Driving the Analog Inputs

The $\mathrm{V}_{\mathbb{I N}^{+}}$and the $\mathrm{V}_{\mathbb{I N}^{-}}$inputs of the ADC10DV200 have an internal sample-and-hold circuit which consists of an analog switch followed by a switched-capacitor amplifier.

Figure 6 and Figure 7 show examples of single-ended to differential conversion circuits. The circuit in Figure 6 works well for input frequencies up to approximately 70 MHz , while the circuit in Figure 7 works well above 70 MHz .


30082082
FIGURE 6. Low Input Frequency Transformer Drive Circuit


FIGURE 7. High Input Frequency Transformer Drive Circuit

One short-coming of using a transformer to achieve the sin-gle-ended to differential conversion is that most RF transformers have poor low frequency performance. A differential amplifier can be used to drive the analog inputs for low frequency applications. The amplifier must be fast enough to settle from the charging glitches on the analog input resulting from the sample-and-hold operation before the clock goes high and the sample is passed to the ADC core.

### 2.1.3 Input Common Mode Voltage

The input common mode voltage, $\mathrm{V}_{\mathrm{CM}}$, should be in the range of 0.8 V to 1.0 V and be a value such that the peak excursions of the analog signal do not go more negative than ground or more positive than the VA supply. It is recommended to use $V_{\mathrm{RM}}$ (pins 5,11 ) as the input common mode voltage.
If the ADC10DV200 is operated with $\mathrm{V}_{\mathrm{A}}=1.8 \mathrm{~V}$, a resistor of approximately $1 \mathrm{~K} \Omega$ should be used from the $V_{R M}$ pin to AGND. This will help maintain stability over the entire temperature range when using a high supply voltage.

### 2.2 Reference Pins

The ADC10DV200 is designed to operate with an internal or external voltage reference. The voltage on the $\mathrm{V}_{\text {REF }}$ pin selects the source and level of the reference voltage. An internal 0.75 Volt reference is used when a voltage between 1.4 V to VA is applied to the $\mathrm{V}_{\text {REF }}$ pin. An internal 0.5 Volt reference is used when a voltage between 0.2 V and AGND is applied to the $\mathrm{V}_{\text {REF }}$ pin. If a voltage between 0.2 V and 1.4 V is applied to the $V_{\text {REF }}$ pin, then that voltage is used for the reference. SNR will improve without a significant degradation in SFDR for $\mathrm{V}_{\text {REF }}=1.0 \mathrm{~V}$. SNR will decrease if $\mathrm{V}_{\text {REF }}=0.5 \mathrm{~V}$, yet linearity will be maintained. If using an external reference the $\mathrm{V}_{\text {REF }}$ pin should be bypassed to ground with a $0.1 \mu \mathrm{~F}$ capacitor close to the reference input pin.
It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.
The Reference Bypass Pins ( $\mathrm{V}_{\mathrm{RP}}, \mathrm{V}_{\mathrm{RM}}$, and $\mathrm{V}_{\mathrm{RN}}$ ) for channels $A$ and $B$ are made available for bypass purposes. These pins should each be bypassed to AGND with a low ESL (equivalent
series inductance） $0.1 \mu \mathrm{~F}$ capacitor placed very close to the pin to minimize stray inductance．A $0.1 \mu \mathrm{~F}$ capacitor should be placed between $\mathrm{V}_{\mathrm{RP}}$ and $\mathrm{V}_{\mathrm{RN}}$ as close to the pins as pos－ sible．This configuration is shown in Figure 8．It is necessary to avoid reference oscillation，which could result in reduced SFDR and／or SNR． $\mathrm{V}_{\text {RM }}$ may be loaded to 1 mA for use as a temperature stable 0.9 V reference．The remaining pins should not be loaded．
Smaller capacitor values than those specified will allow faster recovery from the power down mode，but may result in de－ graded noise performance．Loading any of these pins，other than $\mathrm{V}_{\mathrm{RM}}$ may result in performance degradation．
The nominal voltages for the reference bypass pins are as follows：

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{RM}}=0.9 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{RP}}=1.33 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{RN}}=0.55 \mathrm{~V}
\end{aligned}
$$

## 2．3 DF／DCS Pin

Duty cycle stabilization and output data format are selectable using this quad state function pin．When enabled，duty cycle stabilization can compensate for clock inputs with duty cycles ranging from $30 \%$ to $70 \%$ and generate a stable internal clock， improving the performance of the part．See Table 1 for DF／ DCS voltage vs output format description．DCS mode of op－ eration is limited to $65 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{CLK}} \leq 200 \mathrm{MHz}$ ．

## 3．0 DIGITAL INPUTS

Digital CMOS compatible inputs consist of CLK，PD＿A， PD＿B，and OUTSEL．

## 3．1 Clock Input

The CLK controls the timing of the sampling process．To achieve the optimum noise performance，the clock input should be driven with a stable，low jitter clock signal in the range indicated in the Electrical Table．The clock input signal should also have a short transition region．This can be achieved by passing a low－jitter sinusoidal clock source
through a high speed buffer gate．The trace carrying the clock signal should be as short as possible and should not cross any other signal line，analog or digital，not even at $90^{\circ}$ ．
If the clock is interrupted，or its frequency is too low，the charge on the internal capacitors can dissipate to the point where the accuracy of the output data will degrade．This is what limits the minimum sample rate．
The clock line should be terminated at its source in the char－ acteristic impedance of that line．Take care to maintain a constant clock line impedance throughout the length of the line．Refer to Application Note AN－905 for information on set－ ting characteristic impedance．It is highly desirable that the the source driving the ADC clock pins only drive that pin．
The duty cycle of the clock signal can affect the performance of the A／D Converter．Because achieving a precise duty cycle is difficult，the ADC10DV200 has a Duty Cycle Stabilizer．

## 4．0 DIGITAL OUTPUTS

Digital outputs consist of the LVDS signals D0－D9，OR，and DRDY．
The ADC10DV200 has 12 LVDS compatible data output pins： 10 data output pins corresponding to the converted input val－ ue，a data ready（DRDY）signal that should be used to capture the output data and an over－range indicator（OR）which is set high when the sample amplitude exceeds the 10－Bit conver－ sion range．Valid data is present at these outputs while the PD pin is low．A－Channel data should be captured and latched with the rising edge of the DRDY signal and B－Channel data should be captured and latched with the falling edge of DRDY．
To minimize noise due to output switching，the load currents at the digital outputs should be minimized．This can be achieved by keeping the PCB traces less than 2 inches long； longer traces are more susceptible to noise．The character－ istic impedance of the LVDS traces should be $100 \Omega$ ，and the effective capacitance $<10 \mathrm{pF}$ ．Try to place the $100 \Omega$ termina－ tion resistor as close to the receiving circuit as possible．（See Figure 8）

FIGURE 8. Application Circuit

## 5．0 POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a $0.1 \mu \mathrm{~F}$ ca－ pacitor and with a 100 pF ceramic chip capacitor close to each power pin．Leadless chip capacitors are preferred because they have low series inductance．
As is the case with all high－speed converters，the AD－ C10DV200 is sensitive to power supply noise．Accordingly，
the noise on the analog supply pin should be kept below 100 $m V_{\text {P－p }}$ ．
No pin should ever have a voltage on it that is in excess of the supply voltages，not even on a transient basis．Be especially careful of this during power turn on and turn off．


Notes

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Products |  | Design Support |  |
| :--- | :--- | :--- | :--- |
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage Reference | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Solutions | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempsensors | SolarMagicTM | www.national.com/solarmagic |
| Wireless (PLL/VCO) | www.national.com/wireless | Analog University® | www.national.com/AU |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2009 National Semiconductor Corporation
For the most current product information visit us at www.national.com


