ADC12040 12-Bit, 40 MSPS, 340mW A/D Converter with Internal Sample-and-Hold



ADC12040 12-Bit, 40 MSPS, 340mW A/D Converter with Internal Sample-and-Hold General Description Features

The ADC12040 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (MSPS), minimum. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 5V power supply, this device consumes just 340 mW at 40 MSPS, including the reference current. The Power Down feature reduces power consumption to 40 mW.

The differential inputs provide a full scale differential input swing equal to $2V_{\mathsf{REF}}$ with the possibility of a single-ended input, although full use of the differential input is required for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.

This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of -40° C to $+85^{\circ}$ C.

- Single +5V supply operation
- Internal sample-and-hold
- Outputs 2.35V to 5V compatible
- Pin Compatible with ADC12010, ADC12020, ADC12L063, ADC12L066
- Power down mode
- On-chip reference buffer


Key Specifications

 Supply Voltage 	+5V ±5%
DNL	±0.4 LSB (typ)
SNR (f _{IN} = 10MHz)	69 dB (typ)
■ ENOB (f _{IN} = 10MHz)	11.2 bits (typ)
Power Consumption, 40 MHz	340 mW (typ)

Applications


- Ultrasound and Imaging
- Instrumentation
- Cellular Base Stations/Communications Receivers
- Sonar/Radar
- xDSL
- Wireless Local Loops/Cable Modems
- HDTV/DTV
- DSP Front Ends

Connection Diagram



Ordering Information

Industrial (-40°C \leq T _A \leq +85°C)	Package
ADC12040CIVY	32 Pin LQFP
ADC12040CIVYX	32 Pin LQFP Tape and Reel
ADC12040EVAL	Evaluation Board



Pin No.	Symbol	Equivalent Circuit	Description
NALOG I/O		V.	
2	V_{IN^+}		Non-Inverting analog signal Input.
3	V _{IN} -		Inverting analog signal Input. This pin may be connected to $V_{\rm CM}$ for single-ended operation, but a differential input signal is required for best performance.
1	V _{REF}		Reference input. This pin should be bypassed to ground with a 0.1 μF monolithic capacitor.
31	V _{RP}		
32	V _{RM}	$ \begin{array}{c} & & & & \\ & & & & \\ & & & & \\ & & & & $	These pins are high impedance reference bypass pins only. Connect a 0.1 μ F capacitor from each of these pins to AGND DO NOT connect anything else to these pins.
30	V _{RN}		
GITAL I/O			
10	CLK	V _D Р	Digital clock input. The input is sampled on the rising edge of CLK.
11	ŌĒ		OE is the output enable pin that, when low, enables the TRI-STATE [™] data output pins. When this pin is high, the outputs are in a high impedance state.
8	PD		PD is the Power Down input pin. When high, this input puts the converter into the power down mode. When this pin is low, the converter is in the active mode.

Symbol	Equivalent Circuit	Description
D0–D11		Digital data output pins that make up the 12-bit convers results. D0 is the LSB, while D11 is the MSB of the offs binary output word. Output levels are TTL/CMOS compa
WER		_
V _A		Positive analog supply pins. These pins should be connected to a quiet +5V voltage source and bypassed to ground w 0.1 μF monolithic capacitors located within 1 cm of these power pins, and with a 10 μF capacitor.
AGND		The ground return for the analog supply.
VER		
V _D		Positive digital supply pin. This pin should be connected the same quiet +5V source as is V_A and bypassed to gr with a 0.1 μ F monolithic capacitor in parallel with a 10 μ capacitor, both located within 1 cm of the power pin.
DGND		The ground return for the digital supply.
V _{DR}		Positive digital supply pin for the ADC12040's output dri This pin should be bypassed to ground with a 0.1 μ F monolithic capacitor. If the supply for this pin is different the supply used for V _A and V _D , it should also be bypass with a 10 μ F tantalum capacitor. V _{DR} should never exce voltage on V _D . All bypass capacitors should be located 1 cm of the supply pin.
DR GND		The ground return for the digital supply for the ADC1204 output drivers. This pin should be connected to the syste ground, but not be connected in close proximity to the ADC12040's DGND or AGND pins. See Section 5 (Layo and Grounding) for more details.
	$D0-D11$ WER V_A AGND VER V_D $DGND$ V_DR	V_{D}

Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V _A , V _D , V _{DR}	6.5V
V _A -V _D	\leq 100 mV
Voltage on Any Input or Output Pin	–0.3V to (V _A or V _D +0.3V)
Input Current at Any Pin (Note 3)	±25 mA
Package Input Current (Note 3)	±50 mA
Package Dissipation at $T_A = 25^{\circ}C$	See (Note 4)
ESD Susceptibility	
Human Body Model (Note 5)	2500V
Machine Model (Note 5)	250V
Soldering Temperature,	
Infrared, 10 sec. (Note 6)	235°C
Storage Temperature	–65°C to +150°C

Operating Ratings (Notes 1, 2)

Operating Temperature	$-40^{\circ}C \leq T_A \leq +85^{\circ}C$
Supply Voltage (V _A , V _D)	+4.75V to +5.25V
Output Driver Supply (V_{DR})	+2.35V to V_D
V _{REF} Input	1.0V to 2.2V
V _{CM} Input	0.5V to 3.0V
CLK, PD, OE	-0.05V to (V _D + 0.05V)
V _{IN} Input	-0V to (V _A - 1.0V)
IAGND-DGNDI	≤100mV

Package Thermal Resistances

Package	θ _{JA}
32-Lead LQFP	79°C / W

Converter	Electrical	Characteristics
-----------	------------	-----------------

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, $V_A = V_D = +5V$, $V_{DR} = +3.0V$, PD = 0V, $V_{REF} = +2.0V$, $f_{CLK} = 40$ MHz, $t_r = t_f = 3$ ns, $C_L = 20$ pF/pin. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} : all other limits $T_A = T_J = 25$ °C (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
STATIC	CONVERTER CHARACTERISTICS	L			
	Resolution with No Missing Codes			12	Bits (min)
INL	Integral Non Linearity (Note 11)		±0.7	±1.8	LSB (max)
DNL	Differential Non Linearity		±0.4	±1.0	LSB (max)
GE	Gain Error		±0.1	±2.1	%FS (max)
	Offset Error (V_{IN} + = V_{IN} -)		-0.1	±0.9	%FS (max)
	Under Range Output Code		0	0	
	Over Range Output Code		4095	4095	
DYNAMI	C CONVERTER CHARACTERISTICS	•			
FPBW	Full Power Bandwidth	0 dBFS Input, Output at -3 dB	100		MHz
	Circulto Naisa Datia	f _{IN} 1 MHz, V _{IN} –0.5 dBFS	70		dB
SNR	Signal-to-Noise Ratio	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	69.5	66.5	dB (min)
SINAD	Signal to Naise and Distortion	$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	69.5		dB
SINAD	Signal-to-Noise and Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	69	66	dB (min)
ENOB	Effective Number of Bits	$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11.2		Bits
ENOD	Effective Number of Bits	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11.2	10.7	Bits (min)
THD	Total Harmonic Distortion	$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-82		dB
שחו		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-80	-67	dB (max)
SFDR	Spurious Free Dynamic Range	$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	86		dB
SFUR	Spundus Free Dynamic Hange	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	84	68	dB (min)
IMD	Intermodulation Distortion	$f_{IN} = 9.5 \text{ MHz}$ and 10.5 MHz, each = -8 dBFS	-75		dBFS

Converter Electrical Characteristics (Continued)

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, $V_A = V_D = +5V$, $V_{DR} = +3.0V$, PD = 0V, $V_{REF} = +2.0V$, $f_{CLK} = 40$ MHz, $t_r = t_f = 3$ ns, $C_L = 20$ pF/pin. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} : all other limits $T_A = T_J = 25$ °C (Notes 7, 8, 9)

Symbol	Parameter	Conditions		Typical (Note 10)	Limits (Note 10)	Units (Limits)	
REFERE	REFERENCE AND ANALOG INPUT CHARACTERISTICS						
V _{CM}	Common Mode Input Voltage			V _A /2		V	
	V _{IN} Input Capacitance (each pin to	V _{IN} = 2.5 Vdc	(CLK LOW)	8		pF	
C _{IN}	GND)	+ 0.7 V _{rms}	(CLK HIGH)	7		pF	
M	Reference Voltage (Note 13)			0.00	1.0	V (min)	
V_{REF}				2.00	2.2	V (max)	
	Reference Input Resistance			100		$M\Omega$ (min)	

DC and Logic Electrical Characteristics

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, $V_A = V_D = +5V$, $V_{DR} = +3.0V$, PD = 0V, $V_{REF} = +2.0V$, $f_{CLK} = 40$ MHz, $t_r = t_f = 3$ ns, $C_L = 20$ pF/pin. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} : all other limits $T_A = T_J = 25$ °C (Notes 7, 8, 9)

Symbol	Parameter	Conditio	ns	Typical (Note 10)	Limits (Note 10)	Units (Limits)
CLK, PD	, OE DIGITAL INPUT CHARACTERIS	STICS		1	· · · ·	
V _{IN(1)}	Logical "1" Input Voltage	V _D = 5.25V			2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	V _D = 4.75V			1.0	V (max)
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 5.0V	$V_{IN} = 5.0V$			μA
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$		-10		μA
C _{IN}	Digital Input Capacitance			5		pF
D0-D11	DIGITAL OUTPUT CHARACTERISTI	cs				
		0.5	V _{DR} = 2.5V		2.3	V (min)
V _{OUT(1)}	Logical "1" Output Voltage	I _{OUT} = -0.5 mA	$V_{DR} = 3V$		2.7	V (min)
V _{OUT(0)}	Logical "0" Output Voltage	I _{OUT} = 1.6 mA, V _{DR} = 3	V		0.4	V (max)
		V _{OUT} = 2.5V or 5V		100		nA
oz	TRI-STATE Output Current	$V_{OUT} = 0V$		-100		nA
+I _{SC}	Output Short Circuit Source Current	V _{OUT} = 0V		-20		mA (min)
-I _{sc}	Output Short Circuit Sink Current	$V_{OUT} = V_{DR}$		20		mA (min)
POWER	SUPPLY CHARACTERISTICS					
	Analog Supply Current	PD Pin = DGND, V _{REF} = 2.0V		59	66	mA (max)
I _A	Analog Supply Current	PD Pin = V _{DR}		8		mA
	Digital Supply Current	PD Pin = DGND		6	7.3	mA (max)
D	Digital Supply Current	PD Pin = V_{DR} , $f_{CLK} = 0$		0		mA
	Digital Output Supply Current	PD Pin = DGND, $C_L = 0$	0 pF (Note 14)	3		mA (max)
DR		PD Pin = V_{DR} , $f_{CLK} = 0$		0		mA
	Total Power Consumption	PD Pin = DGND, $C_L = 0$	0 pF (Note 15)	340	366	mW
		PD Pin = V_{DR} , $f_{CLK} = 0$		40		mW
PSRR1	Power Supply Rejection	Rejection of Full-Scale	Error with	58		dB
		V _A = 4.75V vs. 5.25V				
PSRR2	Power Supply Rejection	SNR Degradation w/10		50		dB
		200 mV _{P-P} riding on V _A				

AC Electrical Characteristics

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, $V_A = V_D = +5V$, $V_{DR} = +3.0V$, PD = 0V, $V_{REF} = +2.0V$, $f_{CLK} = 40$ MHz, $t_r = t_f = 3$ ns, $C_L = 20$ pF/pin. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} : all other limits $T_A = T_J = 25$ °C (Notes 7, 8, 9, 12)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
f _{CLK1}	Maximum Clock Frequency		50	40	MHz (min)
f _{CLK²}	Minimum Clock Frequency		100		kHz
t _{CH}	Clock High Time			11.25	ns (min)
t _{CL}	Clock Low Time			11.25	ns (min)
t _{CONV}	Conversion Latency			6	Clock Cycles
		$V_{DR} = 2.5V, -45^{\circ}C < T_A < +85^{\circ}C$		16.3	ns (max)
	Data Output Delay after Rising CLK	V _{DR} = 2.5V, T _A = +25°C	12	15.9	ns (max)
t _{OD}	Edge	$V_{DR} = 3.0V, -45^{\circ}C < T_A < +85^{\circ}C$		15.7	ns (max)
		$V_{DR} = 3.0V, T_{A} = +25^{\circ}C$	11	14.9	ns (max)
t _{AD}	Aperture Delay		1.2		ns
t _{AJ}	Aperture Jitter		1.2		ps rms
t _{DIS}	Data outputs into TRI-STATE ™ Mode		4		ns
t _{EN}	Data Outputs Active after TRI-STATE		4		ns
t _{PD}	Power Down Mode Exit Cycle		20		t _{CLK}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.


Note 3: When the input voltage at any pin exceeds the power supplies (that is, $V_{IN} < AGND$, or $V_{IN} > V_A$), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two. This note does not apply to any power or ground pin.

Note 4: The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax , the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature, (T_A), and can be calculated using the formula $P_DMAX = (T_Jmax - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.

Note 6: The 235°C reflow temperature refers to infrared reflow. For Vapor Phase Reflow (VPR), the following Conditions apply: Maintain the temperature at the top of the package body above 183°C for a minimum 60 seconds. The temperature measured on the package body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle.

Note 7: The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per (Note 3). However, errors in the A/D conversion can occur if the input goes above V_A or below GND by more than 100 mV. As an example, if V_A is 4.75V, the full-scale input voltage must be \leq 4.85V to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that $|V_A - V_D| \le 100 \text{ mV}$ and separate bypass capacitors are used at each power supply pin.

Note 9: With the test condition for V_{REF} = +2.0V (4V_{P-P} differential input), the 12-bit LSB is 977 µV.

Note 10: Typical figures are at $T_A = T_J = 25$ °C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: Timing specifications are tested at TTL logic levels, $V_{IL} = 0.4V$ for a falling edge and $V_{IH} = 2.4V$ for a rising edge.

Note 13: Optimum performance will be obtained by keeping the reference input in the 1.8V to 2.2V range. The LM4051CIM3-ADJ (SOT-23 package) is recommended for this application.

AC Electrical Characteristics (Continued)

Note 14: I_{DR} is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage, V_{DR} , and the rate at which the outputs are switching (which is signal dependent). $I_{DR}=V_{DR}(C_0 \times f_0 + C_1 \times f_1 + ..., C_{11} \times f_{11})$ where V_{DR} is the output driver power supply voltage, C_n is total capacitance on the output pin, and f_n is the average frequency at which that pin is toggling.

Note 15: Excludes IDR. See note 14.

Specification Definitions

APERTURE DELAY is the time after the rising edge of the clock to when the input signal is acquired or held for conversion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

COMMON MODE VOLTAGE (V_{CM}) is the d.c. potential present at both signal inputs to the ADC.

CONVERSION LATENCY See PIPELINE DELAY.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It is the difference between the Positive Full Scale Error and the Negative Full Scale Error:

Gain Error = Pos. Full Scale Error - Neg. Full Scale Error

INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale ($\frac{1}{2}$ LSB below the first code transition) through positive full scale ($\frac{1}{2}$ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC12040 is guaranteed not to have any missing codes.

NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of $\frac{1}{2}$ LSB above negative full scale (-V_{REF}).

OFFSET ERROR is the difference between the two input voltages [$(V_{IN}+) - (V_{IN}-)$] required to cause a transition from code 2047 to 2048.

OUTPUT DELAY is the time delay after the rising edge of the clock before the data update is presented at the output pins.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of $1\frac{1}{2}$ LSB below the reference voltage.

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power supply voltage. For the ADC12040, PSRR1 is the ratio of the change in Full-Scale Error that results from a change in the d.c. power supply voltage, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the power supply is rejected at the output.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.


SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.


TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB or dBc, of the rms total of the first nine harmonic components to the rms value of the input signal. THD is calculated as

THD = 20 x log
$$\sqrt{\frac{f_2^2 + \ldots + f_{10}^2}{f_1^2}}$$


where F_1 is the RMS power of the fundamental (output) frequency and f_2 through f_{10} are the RMS power of the first 9 harmonic frequencies in the output spectrum.



















INL vs. V_A





20014823



Typical Performance Characteristics $V_A = V_D = 5V$, $V_{DR} = 3V$, $f_{CLK} = 40$ MHz, $f_{IN} = 10$ MHz unless otherwise stated (Continued)







65

60

55

50

45

35 40

0

-10

-20

-30

-40

-50 dBc

-60

-70

-80

-90

-100

-110

0

5

10

FREQUENCY (MHz)

45 50

CLOCK DUTY CYCLE (%)

IMD @ $F_1 = 9.5$ MHz, $F_2 = 10.5$ MHz

55 60

SINAD (dB)

9.67 (Bits)

8.84 ENOB (

8.01

7.18

6.35

20014833

65

 $f_{S} = 40 \text{ Msps}$


 $f_1 = 9.5 \text{ MHz}$

15

20

20014834

 $f_2 = 10.5 \text{ MHz}$



Functional Description

Operating on a single +5V supply, the ADC12040 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits.

The reference input is buffered to ease the task of driving that pin and the output word rate is the same as the clock frequency. The analog input voltage is acquired at the rising edge of the clock and the digital data for a given sample is delayed by the pipeline for 6 clock cycles. A logic high on the power down (PD) pin reduces the converter power consumption to 40 mW.

Applications Information

1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC12040:

 $\begin{array}{l} 4.75V \leq V_{A} \leq 5.25V \\ V_{D} = V_{A} \\ 2.35V \leq V_{DR} \leq V_{D} \\ 100 \ \text{kHz} \leq f_{CLK} \leq 50 \ \text{MHz} \\ 1.0V \leq V_{REF} \leq 2.2V \\ 0.5V \leq V_{CM} \leq 3.0V \\ 0V \leq V_{IN} \leq (V_{A} - 1.0V) \end{array}$

 V_{REF} and V_{CM} must be such that the signal swing remains within the limits of 0V to $V_{\mathsf{A}}.$

1.1 Analog Inputs

The ADC12040 has two signal input pins, $V_{\rm IN}\text{+}$ and $V_{\rm IN}\text{-},$ forming a differential input pair, and one reference input pin, $V_{\rm REF}\text{-}$

1.2 Reference Pins

The ADC12040 is designed to operate with a 2.0V reference, but performs well with reference voltages in the range of 1.0V to 2.2V. Lower reference voltages will decrease the signal-to-noise ratio (SNR). Increasing the reference voltage (and the input signal swing) beyond 2.2V will degrade THD for a full-scale input. It is important that all grounds associated with the reference voltage and the input signal make connection to the ground plane at a single point to minimize the effects of noise currents in the ground path.

The three Reference Bypass Pins (V_{RP}, V_{RM} and V_{RN}) are made available for bypass purposes only. These pins should each be bypassed to ground with a 0.1 μF capacitor. DO NOT LOAD these pins.

1.3 Signal Inputs

The signal inputs are $V_{\rm IN} +$ and $V_{\rm IN} - .$ The input signal, $V_{\rm IN},$ is defined as

$$V_{IN} = (V_{IN}+) - (V_{IN}-)$$

Figure 2 shows the expected input signal range.

Note that the common mode input voltage range is 1V to 3V with a nominal value of V_A/2. The input signals should remain between ground and 4V.

The Peaks of the individual input signals (V_{IN}+ and V_{IN}-) should each never exceed the voltage described as

$$V_{IN}$$
+, V_{IN} - = $V_{REF}/2$ + $V_{CM} \le 4V$

to maintain THD and SINAD performance.




FIGURE 2. Expected Input Signal Range

The ADC12040 performs best with a differential input with each input centered around a V_{CM} . The peak-to-peak voltage swing at V_{IN} + and V_{IN} - should EACH not exceed the value of the reference voltage or the output data will be clipped. The two input signals should be exactly 180° out of phase from each other and of the same amplitude. For single frequency inputs, angular errors result in a reduction of the effective full scale input. For a complex waveform, however, angular errors will result in distortion.

For angular deviations of up to 10 degrees from these two signals being 180 out of phase, the full scale error in LSB can be described as approximately

$$E_{FS} = 4096 (1 - \sin (90^{\circ} + dev))$$

Where dev is the angular difference between the two signals having a 180° relative phase relationship to each other (see *Figure 3*). Drive the analog inputs with a source impedance less than 100Ω .




FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level

For differential operation, each analog input signal should have a peak-to-peak voltage equal to the input reference voltage, V_{REF} , and be centered around a V_{CM} .

TABLE 1. Input to Output Relationship – Differential Input

-		
V _{IN} +	V _{IN} −	Output
$V_{CM} - V_{REF}/2$	$V_{CM} + V_{REF}/2$	0000 0000 0000
$V_{CM} - V_{REF}/4$	$V_{CM} + V_{REF}/4$	0100 0000 0000
V _{CM}	V _{CM}	1000 0000 0000
$V_{CM} + V_{REF}/2$	$V_{CM} - V_{REF}/4$	1100 0000 0000
$V_{CM} + V_{REF}/2$	$V_{CM} - V_{RE/2F}$	1111 1111 1111

Applications Information (Continued)

TABLE 2. Input to Output Relationship – Single-Ended Input

V _{IN⁺}	V _{IN} -	Output
V _{CM} – V _{REF}	V _{CM}	0000 0000 0000
$V_{CM} - V_{REF}/2$	V _{CM}	0100 0000 0000
V _{CM}	V _{CM}	1000 0000 0000
$V_{CM} + V_{REF}/2$	V _{CM}	1100 0000 0000
V _{CM} +V _{REF}	V _{CM}	1111 1111 1111

1.3.1 Single-Ended Operation

Single-ended performance is lower than with differential input signals, so single-ended operation is not recommended. However, if single-ended operation is required and the resulting performance degradation can be tolerated, one of the analog inputs should be connected to the d.c. common mode voltage of the driven input. The peak-to-peak differential input signal should be twice the reference voltage to maximize SNR and SINAD performance (*Figure 2b*).

For example, set V_{REF} to 1.0V and bias V_{IN} - to 1.0V and drive V_{IN} + with a signal range of 0V to 2.0V.

Because very large input signal swings can degrade distortion performance, better performance with a single-ended input can be obtained by reducing the reference voltage while maintaining a full-range output. *Table 1* and *Table 2* indicate the input to output relationship of the ADC12040.

1.3.2 Driving the Analog Inputs

The V_{IN}+ and the V_{IN}- inputs of the ADC12040 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 8 pF when the clock is low, and 7 pF when the clock is high. Although this difference is small, a dynamic capacitance is more difficult to drive than is a fixed capacitance, so choose the driving amplifier carefully. The LMH6550, the LMH6702 and the LMH6628 are a good amplifiers for driving the ADC12040.

The internal switching action at the analog inputs causes energy to be output from the input pins. As the driving source tries to compensate for this, it adds noise to the signal. To prevent this, use an RC at each of the inputs, as shown in *Figure 5* and *Figure 6*. These components should be placed close to the ADC because the input pins of the ADC is the most sensitive part of the system and this is the last opportunity to filter the input. The capacitor is for Nyquist applications and should be eliminated for undersampling applications.

1.3.3 Input Common Mode Voltage

The input common mode voltage, V_{CM}, should be in the range indicated in Section 1.0 and be of a value such that the peak excursions of the analog input signal do not go more negative than ground or more positive than the V_A supply voltage. The nominal V_{CM} should generally be equal to V_{REF}/2, but V_{RM} can be used as a V_{CM} source as long as V_{RM} need not supply any d.c. current.

2.0 DIGITAL INPUTS

Digital inputs consist of CLK, \overline{OE} and PD.

2.1 The CLK Input

The **CLK** signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range of 100 kHz to 50 MHz with rise and fall times of less than 3ns. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

If the **CLK** is interrupted, or its frequency too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the lowest sample rate to 100 ksps.

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC12040 is designed to maintain performance over a range of duty cycles. While it is specified and performance is guaranteed with a 50% clock duty cycle, performance is typically maintained over a clock duty cycle range of 45% to 55% at 40 MHz.

The clock line should be terminated at its source in the characteristic impedance of that line. It is highly desirable that the the source driving the ADC **CLK** input only drive that pin. However, if that source is used to drive other things, each driven pin should be a.c. terminated with a series RC to ground, as shown in *Figure 4*, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \geq \frac{4 \times t_{PD} \times L}{Z_{o}}$$

where t_{PD} is the signal propagation rate down the clock line, "L" is the line length and Z_O is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical t_{PD} is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and t_{PD} should be the same (inches or centimeters).

Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 or AN-1113 for information on setting and determining characteristic impedance

2.2 The OE Input

The \overline{OE} input, when high, puts the output pins into a high impedance state. When this input is low the outputs are in the active state. The ADC12040 will continue to convert whether this input is high or low, but the output can not be read while the \overline{OE} input is high.

The \overline{OE} input should NOT be used to multiplex devices together to drive a common bus as this will result in excessive capacitance on the data output pins, reducing SNR and SINAD performance of the converter. See Section 3.0.

2.3 The PD Input

The PD input, when high, holds the ADC12040 in a powerdown mode to conserve power when the converter is not being used. The power consumption in this state is 70 mW with a 40MHz clock and 40mW if the clock is stopped. The output data pins are undefined in this mode. The data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the capacitors on pins 30, 31 and 32. These capacitors loose their charge in the Power Down mode and must be charged by on-chip circuitry before conversions can be accurate.

Applications Information (Continued)

3.0 DATA OUTPUTS


The ADC12040 has 12 TTL/CMOS compatible Data Output pins and the output format is offset binary. Valid offset binary data is present at these outputs while the \overline{OE} and PD pins are low. While the t_{OD} time provides information about output timing, a simple way to capture a valid output is to latch the data on the edge of the conversion clock (pin 10). Which edge to use will depend upon the clock frequency and duty cycle. If the rising edge is used, the t_{OD} time can be used to determine maximum hold time acceptable of the driven device data inputs. If the falling edge of the clock is used, care must be taken to be sure that adequate setup and hold times are allowed for capturing the ADC output data.

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through $V_{\rm DR}$ and DR GND. These large charging current spikes can cause on-chip noise that can couple into the

analog circuitry, degrading dynamic performance. Adequate power supply bypassing and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 20 pF/pin will cause $t_{\rm OD}$ to increase, making it difficult to properly latch the ADC output data. The result could be an apparent reduction in dynamic performance.

To minimize noise due to output switching, minimize the load currents at the digital outputs. This can be done by connecting buffers (74AC541, for example) between the ADC outputs and any other circuitry. Only one driven input should be connected to each output pin. Additionally, inserting series 100Ω resistors at the digital outputs, close to the ADC pins, will isolate the outputs from trace and other circuit capacitances and limit the output currents, which could otherwise result in performance degradation. See *Figure 4*.

While the ADC12040 will operate with V_{DR} voltages down to 1.8V, t_{OD} increases with reduced V_{DR}. Be careful of external timing when using reduced V_{DR}.



Applications Information (Continued)




FIGURE 6. Driving the Signal Inputs with a Transformer

4.0 POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 10 μF capacitor and with a 0.1 μF ceramic chip capacitor within a centimeter of each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12040 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 150 mV_{P-P}.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during turn on and turn off of power.

The V_{DR} pin provides power for the output drivers and may be operated from a supply in the range of 2.35V to V_D (nominal 5V). This can simplify interfacing to 3V devices and systems. **DO NOT operate the V_{DR} pin at a voltage higher than V_D**.

5.0 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12040 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DR GND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion

process. To prevent this from happening, the DR GND pins should NOT be connected to system ground in close proximity to any of the ADC12040's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74LS, 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families. In high speed circuits, however, it is often necessary to use these higher speed devices. Best performance requires careful attention to PC board layout and to proper signal integrity techniques.

The effects of the noise generated from the ADC output switching can be minimized through the use of 47Ω to 100Ω resistors in series with each data output line. Locate these resistors as close to the ADC output pins as possible.




FIGURE 7. Example of a Suitable Layout

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should *not* be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

Figure 7 gives an example of a suitable layout. A single ground plane is recommended with separate analog and digital power planes. The analog and digital power planes should NOT overlap each other. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed over the analog power plane. All digital circuitry and

I/O lines should be placed over the digital power plane. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single point. All ground connections should have a low inductance path to ground.

6.0 DYNAMIC PERFORMANCE

To achieve the best dynamic performance, the clock source driving the CLK input must be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 8*.

As mentioned in Section 5.0, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.




FIGURE 8. Isolating the ADC Clock from other Circuitry with a Clock Tree ADC12040

Applications Information (Continued)

7.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 300 mV beyond the supply rails (more than 300 mV below the ground pins or 300 mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital components (e.g., 74F and 74AC devices) to exhibit overshoot or undershoot that goes above the power supply or below ground when their output lines are not properly terminated. A resistor of about 33Ω to 47Ω in series with any offending digital input, close to the signal source, should eliminate the problem.

Do not allow input voltages to exceed the supply voltage, even on a transient basis. Not even during power up or power down.

Be careful not to overdrive the inputs of the ADC12040 with a device that is powered from supplies outside the range of the ADC12040 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through V_{DR} and DR GND. These large charging current spikes can couple into the analog circuitry, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital areas on the pc board will reduce this problem.

Additionally, bus capacitance beyond that specified will cause $t_{\rm OD}$ to increase, making it difficult to properly latch the ADC output data. The result could, again, be an apparent reduction in dynamic performance.

The digital data outputs should be buffered (with 74AC541, for example). Dynamic performance can also be improved

by adding series resistors at each digital output, close to the ADC12040, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is 100Ω .

Using an inadequate amplifier to drive the analog input. As explained in Section 1.3, the capacitance seen at the input alternates between 8 pF and 7 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. A small series resistor and shunt capacitor at each amplifier output (as shown in *Figure 5* and *Figure 6*) will improve performance. The LMH6550, the LMH6702 and the LMH6628 have been successfully used to drive the analog inputs of the ADC12040.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180° out of phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will affect the effective phase between these two signals. Remember that an operational amplifier operated in the non-inverting configuration will exhibit more time delay than will the same device operating in the inverting configuration.

Operating with the reference pins outside of the specified range. As mentioned in Section 1.2, V_{REF} should be in the range of

$1.0V \le V_{\mathsf{REF}} \le 2.2V$

Operating outside of these limits could lead to performance degradation.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR and SINAD performance.

