

General Description

The MAXQ7670A is a highly integrated solution for measuring multiple analog signals and outputting the results on a control area network (CAN) bus. The device operates from a single 5V supply and incorporates a highperformance, 16-bit reduced instruction set computing (RISC) core, a SAR ADC, and a CAN 2.0B controller, supporting transfer rates up to 1Mbps. The 12-bit SAR ADC includes an amplifier with programmable gains of 1V/V or 16V/V, 8 input channels, and conversion rates up to 125ksps. The eight single-ended ADC inputs can be configured as four unipolar or bipolar, fully differential inputs. For single-supply operation, the external 5V supply powers the digital I/Os and two separate integrated linear regulators that supply the 2.5V digital core and the 3.3V analog circuitry. Each supply rail has a dedicated power-supply supervisor that provides brownout detection and power-on reset (POR) functions. The 16-bit RISC microcontroller (µC) includes 64KB (32K x 16) of nonvolatile program/data flash and 2KB (1K x 16) of data RAM. Other features of the MAXQ7670A include a 4-wire SPITM interface, a JTAG interface for in-system programming and debugging, an integrated 15MHz RC oscillator, external crystal oscillator support, a timer/counter with pulse-width modulation (PWM) capability, and seven GPIO pins with interrupt and wake-up capability.

The system-on-a-chip (SoC) MAXQ7670A is a µCbased, smart data acquisition system. As a member of the MAXQ® family of 16-bit, RISC μ Cs, the MAXQ7670A is ideal for low-cost, low-power, embedded-applications such as automotive, industrial controls, and building automation. The flexible, modular architecture used in the MAXQ µCs allows development of targeted products for specific applications with minimal effort.

The MAXQ7670A is available in a 40-pin, 5mm x 5mm TQFN package, and is specified to operate over the -40°C to +125°C automotive temperature range.

Applications

Automotive Steering Angle and Torque Sensors **CAN-Based Automotive Sensor Applications** Industrial Control **Building Automation**

SPI is a trademark of Motorola, Inc.

MAXQ is a registered trademark of Maxim Integrated Products, Inc.

Features

♦ High-Performance, Low-Power, 16-Bit RISC Core 0.166MHz to 16MHz Operation, Approaching 1MIPs/MHz

Low Power ($< 1mA/MIPS, V_{DVDD} = +2.5V$) 16-Bit Instruction Word, 16-Bit Data Bus 33 Instructions, Most Require Only One Clock Cycle

16-Level Hardware Stack

16 x 16-Bit, General-Purpose Working Registers Three Independent Data Pointers with Auto-Increment/Decrement

Low-Power, Divide-by-256, Power-Management Modes (PMM) and Stop Mode

- Program and Data Memory 64KB Internal Nonvolatile Program/Data Flash 2KB Internal Data RAM
- SAR ADC

8 Single-Ended/4 Differential Channels, 12-Bit Resolution PGA Gain = 1V/V or 16V/V 125ksps (75.5ksps with PGA Gain = 16V/V)

♦ Timer/Digital I/O Peripherals CAN 2.0B Controller (15 Message Centers)

Serial Peripheral Interface (SPI) JTAG Interface (Extensive Debug and Emulation Support)

Single 16-Bit/Dual 8-Bit Timer/PWM Seven General-Purpose, Digital I/O Pins with External Interrupt/Wake-Up Features

♦ Oscillator/Clock Module **Internal Oscillator Supports External Crystal** (8MHz or 16MHz) Integrated 15MHz RC Oscillator

External Clock Source Operation Programmable Watchdog Timer

♦ Power-Management Module Power-On Reset **Power-Supply Supervisor/Brownout Detection** Integrated +2.5V and +3.3V Linear Regulators

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAXQ7670AATL+	-40°C to +125°C	40 TQFN-EP*
MAXQ7670AATL/V+**	-40°C to +125°C	40 TQFN-EP*

/V denotes an automotive qualified part.

- +Denotes a lead(Pb)-free/RoHS-compliant package.
- *EP = Exposed pad.

Typical Application Circuit and Pin Configuration appear at end of data sheet.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: http://www.maxim-ic.com/errata.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

^{**}Future product—contact factory for availability.

ABSOLUTE MAXIMUM RATINGS

DVDD to DGND	0.3V to +3V	XIN, XOUT to DO
DVDDIO to GNDIO	0.3V to +5.5V	Continuous Pow
AVDD to AGND	0.3V to +4V	40-Pin TQFN
DGND to GNDIO	0.3V to +0.3V	Continuous Curr
GNDIO to AGND	0.3V to +0.3V	Operating Temp
AGND to DGND	0.3V to +0.3V	Junction Tempe
Analog Inputs to AGND	0.3V to (V _{AVDD} + 0.3V)	Storage Temper
RESET, Digital Inputs/Outputs to		Lead Temperatu
GNDIO	0.3V to (Vnvnnio + 0.3V)	Soldering Temp

XIN, XOUT to DGND	0.3V to $(V_{DVDD} + 0.3V)$
Continuous Power Dissipation (TA = -	+70°C)
40-Pin TQFN (derate 36mW/°C abo	
Continuous Current into Any Pin	±50mA
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DVDDIO} = +5.0V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, V_{REFADC} = +3.3V, system clock = 16MHz. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER REQUIREMENTS							
Cupality Voltage Danger	DVDD	$\overline{\text{REGEN2}} = \text{DVDDIO}, \ \text{DV}_{\text{DD}} \leq \text{AV}_{\text{DD}}, \\ \text{DV}_{\text{DD}} \leq \text{DV}_{\text{DDIO}}$	2.25	2.5	2.75	.,	
Supply Voltage Ranges	AVDD	LRAPD = 1, AV _{DD} ≤ DV _{DDIO}	3.0	3.3	3.6	V	
	DVDDIO		4.5	5.0	5.25		
AVDD Supply Current	L. 100	Shutdown (Note 2)		3	10	μΑ	
AVDD Supply Current	lavdd	All analog functions enabled		6	7	mA	
		ADC, 25ksps, 2MHz ADCCLK		5200			
Analog Module Incremental	Alwas	ADC, 125ksps, 2MHz ADCCLK		5600]	
Subfunction Supply Current	Δl _{AVDD}	AVDD brownout interrupt monitor		3		μΑ	
		PGA enabled		5500			
		CPU in stop mode, all peripherals disabled		25	200	μА	
DVDD Complex Command	1	High speed/2MHz mode (Note 3)		2.0	2.5		
DVDD Supply Current	IDVDD	High speed/16MHz mode (Note 4)		11.3			
		Low speed/625kHz mode (Note 5)		0.95		mA mA	
		Program flash erase or write		14	23]	
		DVDDIO brownout reset monitor		1			
Digital Peripheral Incremental Subfunction Supply Current	ΔI_{DVDD}	HF crystal oscillator		60		μΑ	
		Internal fixed-frequency oscillator		50]	
DVDDIO Supply Current	ID/(DDIC	All digital I/Os static at GNDIO or DVDDIO		2	20	μА	
Supply Current	IDVDDIO	CAN transmitting, timer output switching (Note 6)		0.2	0.3	mA	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5.0V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, V_{REFADC} = +3.3V, \ system \ clock = 16MHz. \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical values are at T_A = +25°C.) \ (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MEMORY SECTION	•					
Flash Memory Size		Program or data storage		64		KB
Flash Page Size		16-bit word size		256		Words
Flash Erase/Write Endurance		Program or data (Note 7)	10,000			Cycles
Floob Data Ratantian (Nata 7)		All flash, $T_A = +25^{\circ}C$	100			
Flash Data Retention (Note 7)		All flash, T _A = +85°C	15			Years
Flash Erase Time		Flash page erase	20		50	mo
Flasii Erase Tillie		Entire flash mass erase	200		500	ms
Elach Programming Time		Flash single word programming	20		40	μs
Flash Programming Time		Entire flash programming	0.66		1.31	S
RAM Memory Size				2		KB
Utility ROM Size		16-bit word size		4		KWords
ANALOG SENSE PATH (Inclu	des PGA and	ADC)				
Resolution	Nadc		12			Bits
Integral Nonlinearity	IN II	PGA gain = 16V/V, bipolar mode, V _{IN} = ±100mV, 75.5ksps		±1	±2	LSB ₁₂
		PGA gain = 1V/V, unipolar mode, V _{IN} = +1.0V, 125ksps		±1	±2	
Differential Nonlinearity	DNL _{ADC}	PGA gain = 1V/V or 16V/V		±0.5	±1.5	LSB ₁₂
Input-Referred Offset Error		Test at T _A = +25°C, PGA gain = 1V/V or 16V/V		±1	±10	mV
Offset-Error Temperature Coefficient		PGA gain = 16V/V, bipolar mode		±2		μV/°C
Gain Error		PGA gain = 16V/V, bipolar mode, excludes offset and reference error, test at T _A = +25°C	-2		+2	%
Gain-Error Temperature Coefficient		PGA gain = 16V/V, bipolar mode		±5		ppm/°C
Conversion Clock Frequency	fADCCLK	fsysclk = 8MHz or 16MHz	0.5		4.0	MHz
Sample Rate	_	PGA gain = 16V/V, fADCCLK = 2MHz			75.5	I.
	fSAMPLE	PGA gain = 1V/V, fADCCLK = 2MHz			125	ksps
Channel Select, Track-and-		PGA gain = 16V/V, 13.5 ADCCLK cycles at 2MHz		6.75		
Hold Acquisition Time	tacq	PGA gain = 1V/V, three ADCCLK cycles at 2MHz		1.5		μs
Conversion Time	tconv	13 ADCCLK cycles at 2MHz		6.5		μs
	1					



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5.0V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, V_{REFADC} = +3.3V, system clock = 16MHz. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Channel Select Plus	tacq+	PGA gain = 16V/V, 26.5 ADCCLK cycles at 2MHz		13.25			
Conversion Time	tCONV	PGA gain = 1V/V, 16 ADCCLK cycles at 2MHz		8		μs	
Turn-On Time	trecov			10		μs	
Aperture Delay				60		ns	
Aperture Jitter				100		psp-p	
		At AIN0-AIN7, unipolar mode, PGA gain = 1V/V	0		VREFADC		
Differential Input Voltage		At AIN0-AIN7, unipolar mode, PGA gain = 16V/V	0		0.125	V	
Range		At AIN0-AIN7, bipolar mode, PGA gain = 1V/V	-VREFADC /2		+VREFADC /2	V	
		At AIN0-AIN7, bipolar mode, PGA gain = 16V/V	-VREFADC /32		+VREFADC /32		
Absolute Input Voltage Range		At AINO-AIN7	0		V_{AVDD}	V	
Input Leakage Current		At AINO-AIN7		±0.1		μΑ	
Input-Referred Noise		At AIN0-AIN7, PGA gain = 16V/V		50		11/12110	
Input-neierred Noise		At AIN0-AIN7, PGA gain = 1V/V		400		μV _{RMS}	
Small-Signal Bandwidth (-3dB)		$V_{IN} = 12mV_{P-P}$, PGA gain = 16V/V		33		MHz	
Smail-Signal Bandwidth (-5db)		V _{IN} = 200mV _{P-P} , PGA gain = 1V/V		23		IVII IZ	
Lorgo Signal Bandwidth (2dP)		V _{IN} = 150mV _{P-P} , PGA gain =16V/V		33		MHz	
Large-Signal Bandwidth (-3dB)		$V_{IN} = 2.5V_{P-P}$, PGA gain = $1V/V$		19		IVIITIZ	
leaset Composite man (Nata O)		Single-ended, any AIN0-AIN7, PGA gain = 16V/V		16			
Input Capacitance (Note 8)		Single-ended, any AIN0-AIN7, PGA gain = 1V/V		13		pF	
Input Common-Mode Rejection Ratio	CMRR	AIN0-AIN7, V _{CM} = differential input range		75		dB	
Power-Supply Rejection Ratio	PSRR	AV _{DD} = 3.0V to 3.6V		90		dB	
EXTERNAL REFERENCE INPU	TS	•					
REFADC Input Voltage Range			1.0	3.3	V _A VDD	V	
REFADC Leakage Current		ADC disabled		1		μA	
Input Capacitance		(Note 9)		20		рF	
+3.3V (AVDD) LINEAR REGULA	ATOR						
AVDD Output Voltage		LRAPD = 0	3.15	3.3	3.45	V	
No-Load Quiescent Current		LRAPD = 0, all internal analog peripherals disabled		10		μΑ	

! ______ /V/X//M

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5.0V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, V_{REFADC} = +3.3V, system clock = 16MHz. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Current Capability		LRAPD = 0	50			mA
Output Short-Circuit Current		LRAPD = 0, AVDD shorted to AGND		100		mA
Maximum AVDD Bypass Capacitor to AGND		LRAPD = 0		0.47		μF
+2.5V (DVDD) LINEAR REGULA	ATOR					
DVDD Output Voltage		REGEN2 = GNDIO	2.38	2.5	2.62	V
No-Load Quiescent Current		REGEN2 = GNDIO, all internal digital peripherals disabled		15		μΑ
Output Current Capability		REGEN2 = GNDIO	50			mA
Output Short-Circuit Current		REGEN2 = GNDIO, DV _{DD} shorted to DGND		100		mA
Maximum DVDD Bypass Capacitor to DGND		REGEN2 = GNDIO		0.47		μF
SUPPLY-VOLTAGE SUPERVIS	ORS AND B	ROWNOUT DETECTION				И.
DVDD Reset Threshold		Asserts RESET if V _{DVDD} is below this threshold	2.1		2.25	V
DVDD Interrupt Threshold		Generates an interrupt if V _{DVDD} falls below this threshold	2.25		2.38	V
Minimum DVDD Interrupt and Reset Threshold Difference				0.14		V
AVDD Interrupt Threshold		Generates an interrupt if V _{AVDD} falls below this threshold	3.0		3.15	V
DVDDIO Interrupt Threshold		Generates an interrupt if VDVDDIO falls below this threshold	4.5		4.75	V
		DV _{DD}	1		2.75	
Operational Range		AV _{DD}	1		3.6	V
		DV _{DDIO}	1		5.25	
Supervisor Hysteresis				±0.7		%
CAN INTERFACE						
CAN Baud Rate		fCANCLK = 8MHz	·		1	Mbps
CANCLK Mean Frequency Error		8MHz or 16MHz, 50ppm external crystal		60		ppm
CANCLK Total Frequency Error		8MHz or 16MHz, 50ppm external crystal; measured over a 12ms interval; mean plus peak cycle jitter		< 0.5		%



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5.0V, \ V_{AVDD} = +3.3V, \ V_{DVDD} = +2.5V, \ V_{REFADC} = +3.3V, \ system \ clock = 16MHz. \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical values are at T_A = +25°C.) \ (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HIGH-FREQUENCY CRYSTAL	OSCILLATO	PR				
Clask Fraguesay		Using external crystal		8 or 16	16	NAL I—
Clock Frequency		External input (Note 10)	0.166		16.67	MHz
Stability		Excluding crystal drift		25		ppm
Startup Time		fsysclk cycles		65,535		Cycles
XIN Input Low Voltage		Driven with external clock source			0.3 x V _{DVDD}	V
XIN Input High Voltage		Driven with external clock source	0.7 x V _{DVDD}			V
INTERNAL FIXED-FREQUENC	Y OSCILLAT	OR				
Frequency	fIFFCLK	$T_A = T_{MIN}$ to T_{MAX}	13.8	15	16.35	MHz
Tolerance		T _A = +25°C		±0.4		%
Temperature Drift		$T_A = T_{MIN}$ to T_{MAX}		5		%
Power-Supply Rejection		$T_A = +25$ °C, $DV_{DD} = 2.25V$ to 2.75V		±1.5		%
RESET (RESET)						
RESET Internal Pullup Resistance		Pulled up to DVDDIO		55		kΩ
RESET Output Low Voltage		RESET asserted, no external load			0.4	V
RESET Output High Voltage		RESET deasserted, no external load	0.9 x V _{DVDDIO}			٧
RESET Input Low Voltage		Driven with external clock source			0.3 x V _{DVDD}	V
RESET Input High Voltage		Driven with external clock source	0.7 x V _D VDDIO			V
DIGITAL INPUTS (PO, CANR	XD, MISO, M	OSI, SS , SCLK, TCK, TDI, TMS)				
Input Low Voltage					0.8	V
Input High Voltage			2.1			V
Input Hysteresis				500		mV
Input Leakage Current		V _{IN} = GNDIO or V _{DVDDIO} , pullup disabled	-10	±0.01	+10	μΑ
Input Pullup Resistance				55		kΩ
Input Pulldown Resistance				55		kΩ
Input Capacitance				15		pF
DIGITAL OUTPUTS (PO, CAN	ITXD, MOSI,	SCLK, SS, TDO)				
Output Low Voltage		I _{SINK} = 0.5mA			0.4	V
Output High Voltage		ISOURCE = 0.5mA	V _D VDDIO - 0.5			V

5 ______ /\!\!\\

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5.0V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, V_{REFADC} = +3.3V, system clock = 16MHz. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Capacitance		I/O pins three-state		15		рF
Maximum Output Impedance		PD0 = 0		880		Ω
Maximum Output Impedance		PD0 = 1		450		52
SYSTEM CLOCK						
System Clock Frequency	fsysclk	From any clock source	0		16.67	MHz
SPI INTERFACE TIMING						
SPI Master Operating Frequency	fMCLK	0.5 x fsysclk			8	MHz
SPI Slave Mode Operating Frequency	fsclk				fsysclk/8	MHz
SCLK Output Pulse-Width High/Low	tMCH,		tsysclk - 25			ns
SCLK Input Pulse-Width High/Low	tsch, tscl			tsysclk		ns
MOSI Output Hold Time After SCLK Sample Edge	tMOH		tsysclk - 25			ns
MOSI Output Setup Time to SCLK Sample Edge	tmos		tsysclk - 25			ns
MISO Input Setup Time to SCLK Sample Edge	tMIS		30			ns
MISO Input Hold Time After SCLK Sample Edge	tMIH		0			ns
SCLK Inactive to MOSI Inactive	tMLH		tsysclk - 25			ns
MOSI Input Setup Time to SCLK Sample Edge	tsis		30			ns
MOSI Input Hold Time After SCLK Sample Edge	tsih		tsysclk + 25			ns
MISO Output Valid After SCLK Shift Edge Transition	tsov				3 tsysclk + 25	ns
MISO Output Disabled After SS Edge Rise	tslh				2 tsysclk + 50	ns
SS Falling Edge to MISO Active	tsoe		2 tsysclk + 2.5			ns



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5.0V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, V_{REFADC} = +3.3V,$ system clock = 16MHz. $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SS Falling Edge to First SCLK Sample Edge	tsse		2 tsysclk + 5			ns
SCLK Inactive to SS Rising Edge	tsD		tsysclk + 10			ns
Minimum CS Pulse Width	tscw		tsysclk + 10			ns

- Note 1: All devices are 100% production tested at T_A = +25°C and +125°C. Temperature limits to T_A = -40°C are guaranteed by design.
- Note 2: All analog functions disabled and all digital inputs connected to supply or ground.
- **Note 3:** High-speed/8 mode without CAN; V_{DVDD} = +2.5V, CPU and 16-bit timer running at 2MHz from an external, 16MHz crystal oscillator; all other peripherals disabled; all digital I/Os static at V_{DVDDIO} or GNDIO; T_A = T_{MIN} to T_{MAX}.
- Note 4: High-speed/1 mode with CAN; V_{DVDD} = +2.5V, CPU and 16-bit timer running at 16MHz from an external, 16MHz crystal oscillator; CAN enabled and communicating at 500kbps; all other peripherals disabled, all digital I/Os (except CANTXD and CANRXD) static at V_{DVDDIO} or GNDIO, T_A = T_{MIN} to T_{MAX}.
- **Note 5:** Low speed, PMM1 mode without CAN; V_{DVDD} = +2.5V, CPU and one timer running from an external, 16MHz crystal oscillator in PMM1 mode; all other peripherals disabled; all digital I/Os static at V_{DVDDIO} or GNDIO, T_A = T_{MIN} to T_{MAX}.
- **Note 6:** CAN transmitting at 500kbps; 16-bit timer output switching at 500kHz; all active I/Os are loaded with a 20pF capacitor; all remaining digital I/Os are static at V_{DVDDIO} or GNDIO, T_A = T_{MIN} to T_{MAX}.
- Note 7: Guaranteed by design and characterization.
- Note 8: This is not a static capacitance. It is the capacitance presented to the analog input when the T/H amplifier is in sample mode.
- Note 9: The switched capacitor on the REFADC input can disturb the reference voltage. To reduce this disturbance, place a 0.1µF capacitor from REFADC to AGND as close as possible to REFADC.
- Note 10: The digital design is fully static. However, the lower clock limit is set by a clock detect circuit. The MAXQ7670A switches to the internal RC clock if the external input goes below 166kHz. This clock detect circuit also acts to detect a crystal failure when a crystal is used.




Figure 1. SPI Timing Diagram in Master Mode





Figure 2. SPI Timing Diagram in Slave Mode

M/XI/M _____


Typical Operating Characteristics


 $(V_{DVDDIO} = 5.0V, V_{AVDD} = 3.3V, V_{DVDD} = 2.5V, f_{SYSCLK} = 16MHz, ADC resolution = 12 bits, V_{REFDAC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)


 $(V_{DVDDIO} = 5.0V, V_{AVDD} = 3.3V, V_{DVDD} = 2.5V, f_{SYSCLK} = 16MHz, ADC resolution = 12 bits, V_{REFDAC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$
























Typical Operating Characteristics (continued)


 $(V_{DVDDIO} = 5.0V, V_{AVDD} = 3.3V, V_{DVDD} = 2.5V, f_{SYSCLK} = 16MHz, ADC resolution = 12 bits, V_{REFDAC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$



12 ________/VIXI/VI

Typical Operating Characteristics (continued)

 $(V_{DVDDIO} = 5.0V, V_{AVDD} = 3.3V, V_{DVDD} = 2.5V, f_{SYSCLK} = 16MHz, ADC resolution = 12 bits, V_{REFDAC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$



MIXIM


Pin Description

PIN	NAME	FUNCTION
1	AIN7	Analog Input Channel 7. AIN7 is multiplexed to the PGA or ADC as single-ended analog input 7 or as a differential input with AIN6. As a differential input, the polarity of AIN7 is negative.
2	AIN6	Analog Input Channel 6. AIN6 is multiplexed to the PGA or ADC as a single-ended analog input 6 or as a differential input with AIN7. As a differential input, the polarity of AIN6 is positive.
3	AIN5	Analog Input Channel 5. AIN5 is multiplexed to the PGA or ADC as single-ended analog input 5 or as a differential input with AIN4. As a differential input, the polarity of AIN5 is negative.
4	AIN4	Analog Input Channel 4. AIN4 is multiplexed to the PGA or ADC as single-ended analog input 4 or as a differential input with AIN5. As a differential input, the polarity of AIN4 is positive.
5	REFADC	ADC External Reference Input. Connect an external reference between 1V and VAVDD.
6	AGND	Analog Ground
7	AIN3	Analog Input Channel 3. AIN3 is multiplexed to the PGA or ADC as single-ended analog input 3 or as a differential input with AIN2. As a differential input, the polarity of AIN3 is negative.
8	AIN2	Analog Input Channel 2. AIN2 is multiplexed to the PGA or ADC as single-ended analog input 2 or as a differential input with AIN3. As a differential input, the polarity of AIN2 is positive.
9	AIN1	Analog Input Channel 1. AIN1 is multiplexed to the PGA or ADC as single-ended analog input 1 or as a differential input with AIN0. As a differential input, the polarity of AIN1 is negative.
10	AIN0	Analog Input Channel 0. AIN0 is multiplexed to the PGA or ADC as single-ended analog input 0 or as a differential input with AIN1. As a differential input, the polarity of AIN0 is positive.
11	I.C.	Internally Connected. Connect to GNDIO for proper operation.
12	P0.0	Port 0 Bit 0. P0.0 is a general-purpose digital I/O with interrupt/wake-up capability.
13	P0.1	Port 0 Bit 1. P0.1 is a general-purpose digital I/O with interrupt/wake-up capability.
14	P0.2	Port 0 Bit 2. P0.2 is a general-purpose digital I/O with interrupt/wake-up capability.
15, 22, 38	GNDIO	Digital I/O Ground and Regulator Ground
16	CANRXD	CAN Bus Receiver Input. CAN receiver input.
17	CANTXD	CAN Bus Transmitter Output. CAN transmitter output.
18	SS	Active-Low, SPI Port Slave Select Input. In SPI slave mode, this is the slave select input. In SPI master mode, this is an input and connection is optional (connect if mode fault enable is required, refer to the <i>MAXQ7670 User's Guide</i> for a description of the SPICN register). In master mode, use an available GPIO as a slave selector and pull SS high to DVDDIO through a pullup resistor.
19	P0.6/T0	Port 0 Bit 6/Timer 0 I/O. P0.6 is a general-purpose digital I/O with interrupt/wake-up input capability. T0 is a primary timer/PWM input or output. The alternative function, T0, is selected using the T2CNA0 register. When this function is selected, it overrides the GPIO functionality.
20	P0.7/T0B	Port 0 Bit 7/Timer 0 Output. P0.7 is a general-purpose digital I/O with interrupt/wake-up input capability. T0B is a secondary timer/PWM output. The alternative function, T0B, is selected using the T2CNB0 register. When this function is selected, it overrides the GPIO functionality.
21, 39	DVDDIO	Digital I/O Supply Voltage and Regulator Supply Input. DVDDIO supplies all digital I/O except for XIN and XOUT, and supplies power to the two internal linear regulators, AVDD and DVDD. Bypass DVDDIO to GNDIO with a 0.1µF capacitor as close as possible to the device.

Pin Description (continued)

SCLK SPI Serial Clock. SCLK is the SPI interface serial clock I/O. In SPI master mode, SCLK is an output. While in SPI slave mode, SCLK is an input. SPI Serial Data I/O. MOSI is the SPI interface serial data output in master mode or serial data input in slave mode. SPI Serial Data I/O. MISO is the SPI interface serial data input in master mode or serial data output in slave mode. SPI Serial Data I/O. MISO is the SPI interface serial data input in master mode or serial data output in slave mode. Active-Low +2.5V Linear Regulator Enable Input. Connect REGENZ to GNDIO to enable the +2.5V linear regulator. Connect to DVDDIO to disable the +2.5V linear regulator. TDO JTAG Serial Test Data Output. TDO is the JTAG serial test, data output. JTAG Test Mode Select. TMS is the JTAG test mode, select input. JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. TOK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. ToK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. ToK is the JTAG serial test, clock input. PO 10 JTAG Serial Test Clock Input. ToK is the JTAG serial test. Clock input. PO 10 JTAG Serial Test Clock Input. ToK is the JTAG serial test. Clock input. PO 10 JTAG Serial Test Clock Input. ToK is the JTAG serial test. Clock input. PO 10 JTAG Serial Test Data Input. ToK is the JTAG serial tes	PIN	NAME	FUNCTION
mode. SPI Serial Data I/O. MISO is the SPI interface serial data input in master mode or serial data output in slave mode. REGEN2 Active-Low +2.5V Linear Regulator Enable Input. Connect REGEN2 to GNDIO to enable the +2.5V linear regulator. TOD JTAG Serial Test Data Output. TDO is the JTAG serial test, data output. TDO JTAG Serial Test Data Output. TDO is the JTAG serial test, data output. TIDI JTAG Serial Test Data Output. TDI is the JTAG serial test, data input. TCK JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. PO1 JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. PO1 O Bit 4/ADC Start Conversion Control. PO.4 is a general-purpose digital I/O with interrupt/wake-up capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PDD register. This action prevents any unintentional interference in the SARADC operation. PO1.5 PO1 D Bit 5. PO.5 is a general-purpose digital I/O with interrupt/wake-up capability. Reset Input/Output. Active-low input/output with interrupt/wake-up capability. Reset Input/Output. Active-low input/output with interrupt/wake-up capability. High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. WIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. PO2D Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator.	23	SCLK	
Miso mode. REGEN2 Active-Low +2.5V Linear Regulator Enable Input. Connect REGEN2 to GNDIO to enable the +2.5V linear regulator. Connect to DVDDIO to disable the +2.5V linear regulator.	24	MOSI	·
regulator. Connect to DVDDIO to disable the +2.5V linear regulator. TDO JTAG Serial Test Data Output. TDO is the JTAG serial test, data output. TMS JTAG Test Mode Select. TMS is the JTAG test mode, select input. TDI JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. TDI JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. TCK JTAG Serial Test Clock Input. TCK is the JTAG serial test, data input. Port 0 Bit 4/ADC Start Conversion Control. P0.4 is a general-purpose digital I/O with interrupt/wake-up capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PD0 register. This action prevents any unintentional interference in the SARADC operation. Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. RESET RESET Reset Input/Output. Active-low input/output with interrupt/wake-up capability. Reset Input/Output. Active-low input/output with interrupt/wake-up capability. RESET low during POR and during DVDD brownout conditions. JOGND Digital Ground High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. XIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. DVDD Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass AVDD to AGND with a 0.1μF capacitor as close as possible to the device.	25	MISO	·
TMS JTAG Test Mode Select. TMS is the JTAG test mode, select input. TDI JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. TCK JTAG Serial Test Clock Input. TCK is the JTAG serial test, clock input. TCK JTAG Serial Test Clock Input. TCK is the JTAG serial test, clock input. Port 0 Bit 4/ADC Start Conversion Control. P0.4 is a general-purpose digital I/O with interrupt/wake-up capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PD0 register. This action prevents any unintentional interference in the SARADC operation. Post Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. Reset Input/Output. Active-low input/output with interrupt/wake-up capability. Reset In	26	REGEN2	
TDI JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. 30 TCK JTAG Serial Test Clock Input. TCK is the JTAG serial test, clock input. POrt 0 Bit 4/ADC Start Conversion Control. P0.4 is a general-purpose digital I/O with interrupt/wake-up capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PD0 register. This action prevents any unintentional interference in the SARADC operation. PO.5 Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. Reset Input/Output. Active-low input/output with interral 55kΩ pullup to DVDDIO. Drive low to reset the MAXQ7670A. The MAXQ20 μC core holds RESET low during POR and during DVDD brownout conditions. DGND Digital Ground High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. XIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. DVDD Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass DVDD to DGND with a 0.1μF capacitor as close as possible to the device.	27	TDO	JTAG Serial Test Data Output. TDO is the JTAG serial test, data output.
TCK JTAG Serial Test Clock Input. TCK is the JTAG serial test, clock input. Po. 4/ ADCCNV Port 0 Bit 4/ADC Start Conversion Control. P0.4 is a general-purpose digital I/O with interrupt/wake-up capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PD0 register. This action prevents any unintentional interference in the SARADC operation. Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. RESET RESET Reset Input/Output. Active-low input/output with internal 55kΩ pullup to DVDDIO. Drive low to reset the MAXQ7670A. The MAXQ20 μC core holds RESET low during POR and during DVDD brownout conditions. JORND Digital Ground High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. XIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass DVDD to DGND with a 0.1μF capacitor as close as possible to the output of the internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a 0.1μF capacitor as close as possible to the device.	28	TMS	JTAG Test Mode Select. TMS is the JTAG test mode, select input.
Port 0 Bit 4/ADC Start Conversion Control. P0.4 is a general-purpose digital I/O with interrupt/wake-up capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PD0 register. This action prevents any unintentional interference in the SARADC operation. Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. RESET RESET Reset Input/Output. Active-low input/output with interrupt/wake-up capability. Reset Input/Output. Active-low input/output with interrupt/wake-up capability. Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. RESET RESET Reset Input/Output. Active-low input/output with interrupt/wake-up capability. Reset Input/Output. Active-low input/output with interrual crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. NUMBER ACTIVE	29	TDI	JTAG Serial Test Data Input. TDI is the JTAG serial test, data input.
31 P0.4/ADCCNV capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PD0 register. This action prevents any unintentional interference in the SARADC operation. 32 P0.5 Port 0 Bit 5. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. 33 RESET Reset Input/Output. Active-low input/output with internal 55kΩ pullup to DVDDIO. Drive low to reset the MAXQ7670A. The MAXQ20 μC core holds RESET low during POR and during DVDD brownout conditions. 34 DGND Digital Ground 35 XOUT High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. 36 XIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. 37 DVDD Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGENZ) to connect an external supply. Bypass DVDD to DGND with a 0.1μF capacitor as close as possible to the device. 40 AVDD Analog Supply Voltage. AV	30	TCK	JTAG Serial Test Clock Input. TCK is the JTAG serial test, clock input.
RESET Reset Input/Output. Active-low input/output with interrupt/wake-up capability.	31		capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set P0.4/ADCCNV as an input using the PD0 register. This
MAXQ7670A. The MAXQ20 μC core holds RESET low during POR and during DVDD brownout conditions. DGND Digital Ground High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. XIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass DVDD to DGND with a 0.1μF capacitor as close as possible to the device. Analog Supply Voltage. AVDD supplies PGA and ADC. AVDD is directly connected to the output of the internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a 0.1μF capacitor as close as possible to the device.	32	P0.5	
High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. XIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass DVDD to DGND with a 0.1µF capacitor as close as possible to the device. Analog Supply Voltage. AVDD supplies PGA and ADC. AVDD is directly connected to the output of the internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a 0.1µF capacitor as close as possible to the device.	33	RESET	
 XOUT unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. XIN High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. DVDD Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass DVDD to DGND with a 0.1μF capacitor as close as possible to the device. Analog Supply Voltage. AVDD supplies PGA and ADC. AVDD is directly connected to the output of the internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a 0.1μF capacitor as close as possible to the device. 	34	DGND	Digital Ground
or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass DVDD to DGND with a 0.1µF capacitor as close as possible to the device. Analog Supply Voltage. AVDD supplies PGA and ADC. AVDD is directly connected to the output of the internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a 0.1µF capacitor as close as possible to the device.	35	XOUT	unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source
 DVDD the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an external supply. Bypass DVDD to DGND with a 0.1μF capacitor as close as possible to the device. Analog Supply Voltage. AVDD supplies PGA and ADC. AVDD is directly connected to the output of the internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a 0.1μF capacitor as close as possible to the device. 	36	XIN	
AVDD internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a 0.1μF capacitor as close as possible to the device.	37	DVDD	the output of the internal +2.5V linear regulator. Disable the internal regulator (through REGEN2) to connect an
EP Exposed Pad. Connect EP to the ground plane.	40	AVDD	internal +3.3V linear regulator. Disable the internal regulator (via software) to connect an external supply.
	_	EP	Exposed Pad. Connect EP to the ground plane.

Block Diagram



16 _______/N/1XI/N

Detailed Description

The MAXQ7670A incorporates a 16-bit RISC arithmetic logic unit (ALU) with a Harvard memory architecture that addresses 64KB (32K x 16) of flash and 2048 bytes (1024 x 16) of RAM memory. This core combined with digital and analog peripherals provide versatile data-acquisition functions. The peripherals include up to seven digital I/Os, a 4-wire SPI interface, a CAN 2.0B bus, a JTAG interface, a timer, an integrated RC oscillator, two linear regulators, a watchdog timer, three power-supply supervisors, a 12-bit 125ksps SAR ADC with programmable-gain amplifier (PGA) and eight single-ended or four differential multiplexed inputs. The

power-efficient MAXQ20 μ C core consumes less than 1mA/MIPS. Refer to the *MAXQ7670 User's Guide* for more detailed information on configuring and programming the MAXQ7670A.

Analog Input Peripheral

The integrated 12-bit ADC employs an ultra-low-power SAR-based conversion method and operates up to 125ksps with PGA = 1V/V (75.5ksps with PGA = 16V/V). The integrated 8-channel multiplexer (mux) and PGA allow the ADC to measure eight single-ended (relative to AGND) or four fully differential analog inputs with software-selectable input ranges through the PGA. See Figures 3 and 4.




Figure 3. Simplified Analog Input Diagram (Eight Single-Ended Inputs)




Figure 4. Simplified Analog Input Diagram (Four Fully Differential Inputs)

The MAXQ7670A ADC uses a fully differential SAR conversion technique and an integrated T/H (track and hold) block to convert voltage signals into a 12-bit digital result. Both single-ended and differential configurations are implemented using an analog input channel multiplexer that supports 8 single-ended or 4 differential channels.

In single-ended mode, the mux selects from either of the ground-referenced analog inputs AIN0-AIN7. In differential input configuration, analog inputs are selected from the following pairs: AIN0/AIN1, AIN2/AIN3, AIN4/AIN5, and AIN6/AIN7. Table 1 shows the single-ended and differential input configurations possible for the ADC mux.

Analog Input Track and Hold

A SAR conversion in the MAXQ7670A has different T/H cycles depending on whether a gain of 1 (bypass) or a gain of 16 (PGA enabled) is selected.

Gain = 1V/V

In gain = 1V/V, the conversion has a two-stage T/H cycle. In track mode, a positive input capacitor connects to the signal channel. A negative input capacitor connects to the reference channel. After the T/H enters hold mode, the difference between the signal and the reference channel is converted to a 12-bit value. This two-stage cycle takes 16 SARCLKs to complete.

Gain = 16V/V

In gain = 16V/V, the conversion has a three-stage T/H cycle: amplification, ADC track, and ADC hold. First, the PGA tracks the selected input and reference signals. The PGA amplifies the difference between the two signals and holds the result for the next stage, ADC track. The ADC tracks and converts the PGA result into a 12-bit value. The SAR operation itself does not change irrespective of the chosen gain. This three-stage cycle takes 26.5 SARCLKs to complete. Figure 5 shows the conversion timing differences between gain = 1V/V and gain = 16V/V.

Table 1. ADC Mux Input Configurations

SAR CHANNEL SELECT (REGISTER ACNT[14:11])	SIGNAL CHANNEL INTO ADC	REFERENCE CHANNEL INTO ADC	MEASUREMENT TYPE
0000	AIN0	AGND	Single-ended measurement on AIN0
0001	AIN1	AGND	Single-ended measurement on AIN1
0010	AIN2	AGND	Single-ended measurement on AIN2
0011	AIN3	AGND	Single-ended measurement on AIN3
0100	AIN4	AGND	Single-ended measurement on AIN4
0101	AIN5	AGND	Single-ended measurement on AIN5
0110	AIN6	AGND	Single-ended measurement on AIN6
0111	AIN7	AGND	Single-ended measurement on AIN7
1000	_		Reserved
1001	_	_	Reserved
1010	AIN0	AIN1	AINO/AIN1
1011	AIN2	AIN3	AIN2/AIN3
1100	AIN4	AIN5	AIN4/AIN5
1101	AIN6	AIN7	AIN6/AIN7
1110	_		Reserved
1111	_	_	VCIM differential zero offset trim




Figure 5. Conversion Timing Differences Between Gain = 1V/V and Gain = 16V/V

Input Impedance

The input-capacitance charging rate determines the time required for the T/H to acquire an input signal. The required acquisition time lengthens with the increase of the input signals source resistance. Any source below $5k\Omega$ does not significantly affect the ADC's performance. A high-impedance source can be accommodated by placing a 1µF capacitor between the input channel and AGND. The combination of analog-input source impedance and the capacitance at the analog input creates an RC filter that limits the analog-input bandwidth.

Controlling ADC Conversions

Use the following methods to control the ADC conversion timing:

- 1) Software register bit control
- 2) Continuous conversion
- 3) Internal timer (T0)
- 4) External input through ADCCNV

Refer to the *MAXQ7670 User's Guide* for more detailed information on the ADC and mux.

POR and Brownout

The MAXQ7670A operates from a single, external +5V supply connected to the DVDDIO. DVDDIO is the supply rail for the digital I/O and the supply input for both integrated linear regulators. The +3.3V linear regulator powers AVDD, while the +2.5V linear regulator powers DVDD. Alternatively, connect REGEN2 to DVDDIO and apply external power supplies to AVDD and DVDD.

Power supplies DVDDIO, DVDD, and AVDD each include a brownout monitor that alerts the μ C through an interrupt when the corresponding supply voltages drop below a defined threshold. This condition is generally referred to as brownout interrupt (BOI). Enable BOI by setting the VABE, VDBE, and VIBE bits in the

APE register. By continually checking for low supply voltages, appropriate action can be taken for brownout conditions.

Startup Using Internal Regulators

Once the +5V DVDDIO supply reaches approximately 1.25V, the +2.5V linear regulator turns on and DVDD begins ramping. Between the DVDD levels of 1V and the reset threshold, the DVDD monitor holds RESET low. DVDD releases RESET after reaching the reset threshold. The MAXQ7670A jumps to the reset vector location (8000h in the utility ROM). During this time, DVDD finishes ramping to its nominal voltage of +2.5V.

During this POR time, the software-enabled +3.3V linear regulator remains off. Turn on the +3.3V linear regulator after the MAXQ7670A has completed its bootup routines and is running application code. To turn on the +3.3V regulator, set the LRAPD bit in the APE register to 0. The AVDD supply begins ramping to its nominal voltage of +3.3V.

Brownout Detectors

The MAXQ7670A features brownout monitors for the +5V DVDDIO, +3.3V AVDD, and +2.5V DVDD power supplies. When enabled, these monitors generate interrupts when DVDDIO, AVDD, or DVDD fall below their respective brownout thresholds. Monitoring the supply rails alerts the μC to brownout conditions so appropriate action can be taken. Under normal conditions the DVDDIO brownout monitor signals a falling +5V supply before the DVDD or AVDD brownout monitors indicate that the +2.5V or +3.3V are falling. The exceptions to this condition are:

- If either DVDD or AVDD are externally powered and the source of power is removed
- If there is some type of device failure that pulls the regulator outputs low without affecting the +5V DVDDIO supply

The DVDD reset supervisor resets the MAXQ7670A when the +2.5V DVDD falls below the reset threshold. The processor remains in reset until DVDD returns above the reset threshold. The μ C does not execute commands in reset mode. See Figure 6 for the μ C response to DVDD brownout and reset.

Refer to the *MAXQ7670 User's Guide* for detailed programming information, and a more thorough description of POR and brownout behavior.

Internal 3.3V Linear Regulator

The integrated 3.3V 50mA linear regulator or an external 3.3V supply powers AVDD. The integrated 3.3V regulator is inactive upon power-up. Enable the integrated regulator with software programming after power-up. When using an external supply, connect a regulated 3.3V supply to AVDD after applying DVDDIO.

Internal 2.5V Linear Regulator

The integrated 2.5V 50mA linear regulator or an external 2.5V supply applied at DVDD powers DVDD. Connect REGEN2 to GNDIO to enable the integrated regulator. Connect REGEN2 to DVDDIO to use an external supply. When using an external supply, connect a regulated 2.5V supply to DVDD after applying DVDDIO.

DVDDIO Current Requirements

Both internal linear regulators are capable of supplying up to 50mA each. When using the regulators to power AVDD and DVDD and to provide power to external devices, make sure DVDDIO's power input can source a current greater than the sum of the MAXQ7670A supply current and the load currents of the two regulators.




Figure 6. DVDD Brownout and Reset Behavior

/**/**//X|/// _______ 21

System Clock Generator

The MAXQ7670A oscillator module provides the master clock generator that supplies the system clock for the μ C core and all of the peripheral modules. The high-frequency oscillator operates with an 8MHz or 16MHz crystal. Alternatively, use the integrated RC oscillator in applications that do not require precise timing. The MAXQ7670A executes most instructions in a single SYSCLK period. The oscillator module contains all of the primary clock generation circuitry. Figure 7 shows a block diagram of the system clock module.

The MAXQ7670A contains the following features for generating its master clock signal timing source:

- Internal, fast-starting, 15MHz RC oscillator eliminates external crystal
- Internal high-frequency oscillator that can drive an external 8MHz or 16MHz crystal
- External high-frequency 0.166MHz to 16MHz clock input
- Power-up timer
- Power-saving management modes
- Fail-safe modes

Watchdog Timer

The primary function of the watchdog timer is to supervise software execution, watching for stalled or stuck software. The watchdog timer performs a controlled system restart when the μC fails to write to the watchdog timer register before a selectable timeout interval expires. A watchdog timer typically has four objectives:

1) To detect if a system is operating normally

- 2) To detect an infinite loop in any of the tasks
- To detect an arbitration deadlock involving two or more tasks
- 4) To detect if some lower priority tasks are not getting to run because of higher priority tasks

As illustrated in Figure 8, the internal RC oscillator (CLK_RC) drives the watchdog timer through a series of dividers. The programmable divider output determines the timeout interval. When enabled, the interrupt flag WDIF sets. A system reset occurs after a time delay (based on the divider ratio) unless an interrupt service routine clears the watchdog interrupt.

The watchdog timer functions as the source of both the watchdog interrupt and the watchdog reset. The interrupt timeout has a default divide ratio of 212 of the CLK RC, with the watchdog reset set to timeout 29 clock cycles later. With the nominal RC oscillator value of 15MHz, an interrupt timeout occurs every 0.273ms, followed by a watchdog reset 34µs later. The watchdog timer resets to the default divide ratio following any reset event. Use the WD0 and WD1 bits in the WDCN register to increase the watchdog interrupt period. Changing the WD[1:0] bits before a watchdog interrupt timeout occurs (i.e. before the watchdog reset counter begins) resets the watchdog timer count. The watchdog reset timeout occurs 512 RC oscillator cycles after the watchdog interrupt timeout. For more information on the MAXQ7670A watchdog timer, refer to the MAXQ7670 User's Guide.




Figure 7. High-Frequency and RC Oscillator Functional Diagram




Figure 8. Watchdog Functional Diagram

22 _______/N/XI/M

Timer and PWM

The MAXQ7670A includes a 16-bit timer channel. The timer offers two ports, T0 and T0B, to facilitate PWM outputs, and capture timing events. The autoreload 16-bit timer/counter offers the following functions:

- 8-/16-bit timer/counter
- Up/down autoreload
- Counter function of external pulse
- Capture
- Compare
- PWM output
- Event timer
- System supervisor

Refer to the *MAXQ7670 User's Guide* and Application Note 3205: *Using Timers in the MAXQ Family of Microcontrollers* for more information about the timer module.

CAN Interface Bus

The MAXQ7670A incorporates a fully compliant CAN 2.0B controller.

Two groups of registers provide the μC interface to the CAN controller. To simplify the software associated with the operation of the CAN controllers, most of the global CAN status and controls as well as the individual message center control/status registers are located in the peripheral register map. The remaining registers associated with the data identification, identification masks, format, and data are located in a dual port memory to allow the CAN controller and the processor access to the required functions. The CAN controller can directly access the dual port memory. The processor accesses the dual port memory through a dedicated interface that consists of the CAN 0 data pointer (CODP) and the CAN 0 data buffer (CODB) special function registers. See Figure 9 for CAN controller details.

CAN Functional Description

The CAN module stores up to 15 messages. Each message consists of an acceptance identifier and 8 bytes of data. The MAXQ7670A supports both the standard 11-bit and extended 29-bit identification modes.

Configure each of the first 14 message centers either to transmit or receive. Message center 15 is a receive-only center, storing any message that centers 1–14 do not accept.

A message center only accepts an incoming message if the following conditions are satisfied:

- The incoming message's arbitration value matches the message center's acceptance identifier
- The first 2 data bytes of the incoming message match the bytes in the media arbitration registers (C0MA0 and C0MA1)

Use the global mask registers to mask out bits in the incoming message that do not require a comparison.

A message center, configured to transmit, meets these conditions: T/R = 1, TIH = 0, DTUP = 1, MSRDY = 1, and MTRQ = 1. The message center transmits its contents when it receives an incoming request message containing the same identifier (i.e., a remote frame).

Global control and status registers in the CAN unit enable the μ C to evaluate error messages, validate and locate new data, establish the bus timing for the CAN bus, establish the identification mask bits, and verify the source of individual messages. In addition, each message center is individually equipped with the necessary status and controls to establish directions, interrupt generation, identification mode (standard or extended), data field size, data status, automatic remote frame request and acknowledgment, and masked or nonmasked identification acceptance testing.

JTAG Interface Bus

The joint test action group (JTAG) IEEE® 1149.1 standard defines a unique method for in-circuit testing and programming. The MAXQ7670A conforms to this standard, implementing an external test access port (TAP) and internal TAP controller for communication with a JTAG bus master, such as an automatic test equipment (ATE). For detailed information on the TAP and TAP controller, refer to IEEE Standard 1149.1 on the IEEE website at www.standards.ieee.org. The JTAG on the MAXQ7670A does not support boundary scan test capability.

IEEE is a registered service mark of the Institute of Electrical and Electronics Engineers.






Figure 9. CAN 0 Controller Block Diagram

The TAP controller communicates synchronously with the host system (bus master) through four digital I/Os: test mode select (TMS), test clock (TCK), test data input (TDI), and test data output (TDO). The internal TAP module consists of several shift registers and a TAP controller (see Figure 11). The shift registers serve as transmit-and-receive data buffers for a debugger.

4-Wire SPI Bus

The MAXQ7670A includes a powerful hardware SPI module, providing serial communication with a wide variety of external devices. The SPI port on the MAXQ7670A is a fully independent module that is accessed through software. This full 4-wire, full-duplex serial bus module supports master and slave modes.

The SPI clock frequency is limited to SYSCLK/2 in master mode and SYSCLK/8 in slave mode. Figure 10 shows the functional diagram of the SPI port. Figures 1 and 2 illustrate the timing parameters listed in the *Electrical Characteristics* table.

General-Purpose Digital I/Os

The MAXQ7670A provides seven general-purpose digital I/Os (GPIOs). Some of the GPIOs include an additional special function (SF), such as a timer input/output. For example, the state of P0.6/T0 is programmable to depend on timer channel 0 logic. When used as a port, each I/O is configurable for high-impedance, weak pullup to DVDDIO or pulldown to GNDIO.

At power-up, each GPIO is configured as an input with a pullup to DVDDIO. In addition, each GPIO can be programmed to cause an interrupt (on falling or rising edges). In stop mode, use any interrupt to wake-up the device.

The port direction (PD) register determines the input/output direction of each I/O. The port output (PO) register contains the current state of the logic output buffers. When an I/O is configured as an output, writing to the PO register controls the output logic state. Reading the PO register shows the current state of the output buffers, independent of the data direction. The




Figure 10. SPI Functional Diagram

/**/**//X|/// _______ 25

port input (PI) register is a read-only register that always reflects the logic state of the I/Os.

The drive capability of the I/O, when configured for output, depends on the value in the PSO (pad drive strength) register and can be set for either 1mA or 2mA. When an I/O is configured as an input, writing to the PO register enables/disables the pullup/pulldown resistor. The value in the PRO (pad resistive pull direction) register sets the enabled resistor at the I/O as either a pullup to DVDDIO or pulldown to GNDIO.

Refer to the MAXQ7670 User's Guide for more detailed information.

Port Characteristics

The MAXQ7670A includes a bidirectional 7-bit I/O port (P0) whose features include:

- Schmitt trigger input circuitry with software-selectable high-impedance or weak pullup to DVDDIO or pulldown to GNDIO
- Software-selectable push-pull CMOS output drivers capable of sinking and sourcing 0.5mA
- Falling or rising edge interrupt capability
- P0.4, P0.6, and P0.7 I/Os contain an additional special function, such as a logic input/output for a timer channel
- Selectable pad drive strength and resistive pull direction

Refer to the *MAXQ7670 User's Guide* for more details. Figure 11 illustrates the functional blocks of an I/O.




Figure 11. Digital I/O Circuitry

MAXQ20 Core Architecture

The MAXQ7670A's core is a member of the low-cost, high-performance, CMOS, fully static, 16-bit MAXQ20 core μ Cs. The MAXQ7670A is structured on a highly advanced, accumulator-based, 16-bit RISC architecture. Fetch and execution operations complete in one cycle without pipelining because the instruction contains both the op code and data. The result is a streamlined 1 million instructions-per-second-per-megahertz (MIPS/MHz) μ C.

The highly efficient core is supported by a 16-level hardware stack, enabling fast subroutine calling and task switching. The internal data pointers manipulate data quickly and efficiently. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers can automatically increment or decrement following an operation, eliminating the need for software intervention and increasing application speed.

Instruction Set

The instruction set is composed of fixed-length, 16-bit instructions that operate on registers and memory locations. The highly orthogonal instruction set allows arithmetic and logical operations to use any register along with the accumulator. Special-function registers (also called peripheral registers) control the peripherals and are subdivided into register modules. The modular family architecture allows new devices and modules to reuse code developed for existing products. The architecture is transport-triggered. This means that writes or reads from certain register locations can also cause side effects to occur. These side effects form the basis for the higher-level op codes defined by the assembler, such as ADDC, OR, JUMP, etc.

Memory Organization

The MAXQ7670A incorporates the following memory areas (see Figure 12):

- 8KB (4K x 16) utility ROM
- 64KB (32K x 16) of flash memory for program storage
- 2048 bytes (1024 x 16) of SRAM for storage of temporary variables
- 16-level stack memory for storage of program return addresses and general-purpose use

A 16-bit-wide x 16 deep internal hardware stack provides storage for program return addresses and general-purpose use. The MAXQ7670A core implicitly uses the stack when executing an interrupt service routine (ISR) and also when running CALL, RET, and RETI instructions. The stack can also be explicitly used by

_ /VI/XI/VI

the application code to store data when context switching (e.g., during a call or an interrupt). Storing and retrieving data is executed through the PUSH, POP, and POPI instructions.

The incorporation of flash memory allows device reprogramming, eliminating the expense of discarding onetime programmable devices during development and field upgrades (see Figure 13 for the flash memory sector maps).

A 16-word key protects the flash memory from access by unauthorized individuals. Without supplying the 16-word key, the password lock (PWL) bit in the SC register remains set, and the utility ROM is inaccessible. Supplying the 16-word key makes the utility ROM transparent. The password-unlock command is issued through the TAP interface. The 16-word password is compared to the password in the program space to determine its validity.

Enabling a pseudo-Von Neumann memory map places the utility ROM, code, and data memory into a single contiguous memory map. Use this mapping scheme for applications that require dynamic program modification or unique memory configurations.




Figure 13. Flash Memory Sector Maps




Figure 12. MAXQ7670A Memory Map

Stack Memory

A 16-bit-wide x 16 deep internal hardware stack provides storage for program return addresses and general-purpose use. The processor uses the stack automatically when executing the CALL, RET, and RETI instructions and when servicing interrupts. The stack stores and retrieves data through the PUSH, POP, and POPI instructions.

On reset, the stack pointer, SP, initializes to the top of the stack (0Fh). The CALL, PUSH, and interrupt-vectoring operations increment SP, then store a value at the location pointed to by SP. The RET, RETI, POP, and POPI operations retrieve the value at SP and then decrement SP.

Utility ROM

The utility ROM is a 8KB (4K x 16) block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines accessed from application software. These include:

- In-system programming (bootstrap loader) over JTAG and CAN
- In-circuit debug routines
- Routines for in-application flash programming and fast table lookup

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution should immediately jump to location 0000h, the start of user-application code, or to one of the above routines. Utility ROM routines are accessible in the application software. For more information on the utility ROM contents, refer to the *MAXQ7670 User's Guide*.

Programming Flash Memory

The MAXQ7670A allows the user to program its flash through the JTAG or the CAN port by allowing access to the ROM-based bootloader through these ports. The bootloader is entered in one of three ways: by a JTAG request during the power-up sequence, through a CAN request immediately after power-up when no password has been set, and by jumping to the bootloader from the application code. After a reset, the MAXQ7670A instruction pointer jumps to the beginning of ROM code (0x8000). The ROM code does some initial housekeeping and then looks for a request from the JTAG port. If there is a valid request (i.e., SPE = 1, PSS = 00), the processor establishes communication between the ROM bootloader and the JTAG port. If there is no JTAG request and the password has been set (0x0010 to 0x001F is not all 0s or all Fs), then program execution

jumps to the application code at address 0x0000. If the password has not been set (0x0010 to 0x001F is all 0s or all Fs), the ROM code monitors the CAN port for 5s waiting to receive 0x3E. If this character is not detected within 5s, program execution jumps to the application code at address 0x000. If 0x3E is detected during the five-second window, the CAN port is established as the bootloader communication port and the MAXQ7670A responds with 0x3E, verifying that it is in the loader mode. CAN bootloader communication speed is set to 500kbaud when using a 16MHz crystal and 250kbaud when using an 8MHz crystal.

Once communication has been established with the loader, the host has access to all the family 0 commands regardless of the state of the PWL bit. If PWL = 0, all the loader commands are accessible. Family 0 commands all start with a 0 and provide basic functionality, but do not allow access to information in either program memory or data memory. This prevents unauthorized access of proprietary information. A mass erase of the flash sets all flash memory including the password to 0xFFFF. With this condition, it is as if no password has been set and the PWL bit is set to 0, which allows access to all loader commands. For more information on password protection and loader commands, refer to the MAXQ7670 User's Guide.

In-Application Programming

The in-application programming feature allows the μ C to modify its own flash program memory while simultaneously executing its application software. This allows on-the-fly software updates in mission-critical applications that cannot afford downtime. In-application programming also allows the application to develop custom loader software that can operate under the control of the application software. The utility ROM contains user-accessible flash programming functions that erase and program flash memory. These functions are described in detail in the *MAXQ7670 User's Guide*.

_Register Set

Register sets control the MAXQ7670A functions. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types: system registers and peripheral registers. The common register set, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. Tables 2–5 show the MAXQ7670A register set.

NIXIN

Power Management

Advanced power-management features minimize power consumption by dynamically matching the processing speed of the device to the required performance level. During periods of reduced activity, lower the system clock speed to reduce power consumption. Use the source-clock-divide feature to reduce the system clock speed to 1/2, 1/4, and 1/8 of the source clock's speed. A lower power state is thus achievable without additional hardware. For extremely power-sensitive applications, two additional low-power modes are available:

- PMM: divide-by-256 power-management mode (PMME = 1)
- Stop mode (STOP = 1)

Enabling PMM reduces the system clock speed to 1/256 of the source clock speed, and significantly reduces power consumption. The optional switchback feature allows enabled interrupt sources including external, CAN, and SPI interrupts to bring the μC out of the power-management mode and to run at a faster system clock speed.

Power consumption is minimal in stop mode. In this mode, the external oscillator, internal RC oscillator, system clock, and all processing activity stop. Triggering an enabled external interrupt or applying an external reset signal to $\overline{\text{RESET}}$ brings the μC out of stop mode. Upon exiting stop mode, the μC can either wait for the external crystal to warm up, or execute immediately by using the internal RC oscillator as the crystal warms up.

Interrupts

Multiple interrupt sources are available for quick response to internal and external events. Examples of events that can trigger an interrupt are:

- Watchdog interrupt
- GPIO0-GPIO7 interrupts
- SPI mode fault, write collision, receive overrun, and transfer complete interrupts
- Timer 0 low compare, low overflow, capture/compare, and overflow interrupts
- CAN0 receive and transmit interrupts and a change in CAN0 status register interrupt
- ADC data ready interrupt
- Voltage brownout interrupts
- Crystal oscillator failure interrupt

Each interrupt has flag and enable bits. The flag indicates whether an interrupt event has occurred. Enable the μC to generate an interrupt by setting the enable bit. Interrupts are organized into modules. Enable the interrupt individually, by module, and globally.

The μ C jumps to an ISR after an enabled interrupt event occurs. Use the interrupt identification register (IIR) to determine whether the interrupt is a system or peripheral interrupt. In the ISR, clear the interrupt flag to eliminate repeated interrupts from the same event. After clearing the interrupt, allow a delay before issuing the return from interrupt (RETI) instruction. Asynchronous interrupt flags require a one-instruction delay and synchronous interrupt flags require a two-instruction delay.

The MAXQ architecture uses a single interrupt vector (IV) and single ISR design. The IV register holds the address of the ISR. In the application code, assign a unique address to each ISR. Otherwise, the IV automatically jumps to 0000h, the beginning of application code, after an enabled interrupt occurs.

Reset Sources

Reset sources are provided for μC control. Although code execution stops in the reset state, the internal RC oscillator continues to oscillate. Internal resets, such as the power-on and watchdog resets, pull $\overline{\text{RESET}}$ low.

Power-On Reset (POR)

An internal POR circuit enhances system reliability. The POR circuit forces the device to perform a POR whenever a rising voltage on DVDD climbs above the POR threshold. At this point the following events occur:

- All registers and circuits enter the default state
- The POR flag (WDCN.7) sets to indicate if the source of the reset was a loss of power
- The internal 15MHz RC oscillator becomes the clock source
- Code execution begins at location 8000h

Refer to the MAXQ7670 User's Guide for more information.

Watchdog Timer Reset

The watchdog timer functions are described in the *MAXQ7670 User's Guide*. Execution resumes at location 8000h following a watchdog timer reset.

External System Reset

Pulling RESET low externally causes the device to enter the reset state. The external reset functions as described in the *MAXQ7670 User's Guide*. Execution resumes at location 8000h after RESET is released.

Crystal Selection

The MAXQ7670A uses an 8MHz or 16MHz Jauch JXG53P2 (or similar specification):

Frequency: 8MHz or 16MHz ±0.25%.

C_{LOAD}: 12pF. C_O: < 7pF max.

Series resonance resistance: max $50\Omega/300\Omega$ for 16MHz/8MHz, respectively.

Note: Series resonance resistance is the resistance observed when the resonator is in the series resonant condition. This is a parameter often stated by quartz crystal vendors and is called R1. When a resonator is used in the parallel resonant mode with an external load capacitance, as is the case with the MAXQ7670A oscillator circuit, the effective resistance is sometimes stated. This effective resistance at the loaded frequency of oscillation is:

 $R1 \times (1 + (CO/CLOAD))2$

For typical C_O and C_{LOAD} values, the effective resistance can be greater than R1 by a factor of two.

Development and Technical Support

Highly versatile, affordably priced development tools for this μC are available from Maxim and third-party suppliers. Tools for the MAXQ7670A include:

- Compilers
- Evaluation kits
- JTAG-to-serial converters for programming and debugging

A list of development tool vendors can be found at www.maxim-ic.com/microcontrollers. For technical support, go to www.maxim-ic.com/support.

Table 2. System Register Map

REGISTER			MODULE	NAME (BASE S	PECIFIER)		
INDEX	AP (8h)	A (9h)	PFX (Bh)	IP (Ch)	SP (Dh)	DPC (Eh)	DP (Fh)
0h	AP	A[0]	PFX[0]	IP	_	_	_
1h	APC	A[1]	PFX[1]	_	SP	_	_
2h	_	A[2]	PFX[2]	_	IV	_	_
3h	_	A[3]	PFX[3]	_	_	OFFS	DP0
4h	PSF	A[4]	PFX[4]	_	_	DPC	_
5h	IC	A[5]	PFX[5]	_	_	GR	_
6h	IMR	A[6]	PFX[6]	_	LC0	GRL	_
7h	_	A[7]	PFX[7]	_	LC1	ВР	DP1
8h	SC	A[8]		_	_	GRS	_
9h	_	A[9]	_	_	_	GRH	_
Ah	_	A[10]	_	_	_	GRXL	_
Bh	IIR	A[11]		_	_	FP	_
Ch	_	A[12]	_	_	_	_	_
Dh	_	A[13]	_	_	_	_	_
Eh	CKCN	A[14]	_	_	<u> </u>	_	_
Fh	WDCN	A[15]	_	_	_	_	_

Table 3. System Register Bit and Reset Values

REGISTER								REG	ISTER BIT	<u>Γ</u>						
NEGISTEN	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP									_	_	_	_		AP (4	1 Bits)	
ΔΙ									0	0	0	0	0	0	0	0
APC									CLR	IDS	_	_	_	MOD2	MOD1	MOD0
711 0									0	0	0	0	0	0	0	0
PSF									Z	S	_	GPF1	GPF0	OV	С	E
									1	0	0	0	0	0	0	0
IC									_	_	CGDS	_	_	_	INS	IGE
									0	0	0	0	0	0	0	0
IMR									IMS	_	IM5	IM4	IM3	IM2	IM1	IM0
									0 TAP	0	0 CDA1	0 CDA0	0 UPA	0 ROD	0 PWL	0
SC									1	0	0	0	0	0	S*	0
									IIS	_	II5	II4	II3	II2	II1	IIO
IIR									0	0	0	0	0	0	0	0
									XT	_	RGMD	STOP	SWB	PMME	CD1	CD0
CKCN									s*	0	s*	0	0	0	0	1
									POR	EWDI	WD1	WD0	WDIF	WTRF	EWT	RWT
WDCN									s*	s*	0	0	0	s*	s*	0
								Αſn	(16 Bits)	Ü			Ū			
A[n] (015)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DEL (C. 1 (A. 1(A. 1								PFX[n] (16 Bits							
PFX[n] (015)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID.		•	•	•	•			IP	(16 Bits)	•			•			
IP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SP	_	_	_	_	_	_	_	_		_	_	_		SP (4	1 Bits)	
3F	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
IV									(16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[0]		1	1	1	1)] (16 Bits)				1			
[-]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[1]		_	_	_	_	_	-		[] (16 Bits)		_	_	_		-	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
OFFS									0		0		(8 Bits)	0	0	0
		_			_		_	_	0	0	0	0 WBS2	0	0 WBS0		0 SDPS0
DPC	0	0	0	0	0	0	0	0	0	0	0	1	WBS1	1	SDPS1 0	0
	GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
GR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Ů	Ü		Ü	0		Ü		GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
GRL									0	0	0	0	0	0	0	0
								BP	(16 Bits)							
BP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0.00	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0	GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8
GRS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
									GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8
CPU									0	0	0	0	0	0	0	0
GRH							GR.7	GR.7	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7		GI L.7	GI 1.7							
GRH GRXL	GR.7 0	GR.7 0	GR.7 0	GR.7 0	GR.7 0	GR.7 0	0	0	0	0	0	0	0	0	0	0
GRXL	0	0	0	0	0	0	0	0 FP	0 (16 Bits)	0	0	0	0	0	0	
								0 FP 0	0 (16 Bits) 0							0
GRXL FP	0	0	0	0	0	0	0	0 FP 0 DP[(0 (16 Bits) 0 0] (16 Bits)	0	0	0	0	0	0	0
GRXL	0	0	0	0	0	0	0	0 FP 0 DP[0	0 (16 Bits) 0 0)] (16 Bits) 0	0 0	0	0	0	0	0	
GRXL FP	0	0	0	0	0	0	0	0 FP 0 DP[0	0 (16 Bits) 0 0] (16 Bits)	0 0	0	0	0	0	0	0

^{*}Bits indicated by an "s" are only affected by a POR and not by other forms of reset. These bits are set to 0 after a POR. Refer to the MAXQ7670 User's Guide for more information.

Table 4. Peripheral Register Map

REGISTER INDEX	M0 (0h)	M1 (1h)	M2 (2h)	M3 (3h)	M4 (4h)	M5 (5h)
0h	PO0	_	T2CNA0	_	COC	_
1h	_	_	T2HO	_	COS	APE
2h	_	_	T2RHO	_	COIR	ACNTL
3h	EIFO	_	T2CHO	_	COTE	_
4h	_	_	_	_	C0RE	_
5h	_	_	_	_	COR	_
6h	_	SPIB	_	_	C0DP	_
7h	_	SPICN	_	_	C0DB	_
8h	PI0	SPICF	T2CNBO	_	CORMS	ADCD
9h	_	SPICK	T2VO	_	COTMA	_
Ah	_	FCNTL	T2RO	_	_	AIE
Bh	EIEO	_	T2CO	_	_	ASR
Ch	_	_	_	_	_	OSCC
Dh	_	_	_	_	_	_
Eh	_	_	_	_	_	_
Fh	_	_	_	_	_	_
10h	PD0	_	T2CFG0	_	_	_
11h	_	FPCTL	_	_	C0M1C	_
12h	_	_	_	_	C0M2C	_
13h	EIESO	_	_	_	C0M3C	_
14h	_	_	_	_	C0M4C	_
15h	_	_	_	_	C0M5C	_
16h	_	_	_	_	C0M6C	_
17h	_	_	_	_	C0M7C	_
18h	PS0	_	ICDT0	_	C0M8C	_
19h	_	_	ICDT1	_	C0M9C	
1Ah	_	_	ICDC	_	C0M10C	_
1Bh	PRO		ICDF		C0M11C	
1Ch	_	ID0	ICDB	_	C0M12C	_
1Dh	_	_	ICDA	_	C0M13C	_
1Eh			ICDD	_	C0M14C	_
1Fh	_	_	TM	_	C0M15C	_

di Foloria								REGISTER BIT	R BIT							
הבקום ובח המוד בח	15	14	13	12	Ξ	10	6	8	7	9	5	4	3	2	- 3	0
PO0	0	(0	0	0	0	0	0	P00.7	P.00.6	P00.5	PO0.4	0	PO0.2	P00.1	PO0:0
	0	0	o	0	0	0	0	0	157	- 2	- 1	- 5	0	- 5	- 5	- 5
EIF0	0	0	<	0	0	<	0	<	ji c	2 0	Si c	- E4	0	7 0	<u> </u>	9
	>	>	>	>	>	o	>	0	PIO 7	Plo	PIO.5	PIO 4	>	PIO 2	PIO 1	D O O
Plo	O	O	С	C	C	C	0	O	ST	TS:	STS	STS	U	I.S.	STS	STS
i.	1	1	1	1	1	1	1		EX7	EX6	EX5	EX4		EX2	EX1	EXO
EIEO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DOU		1		1	1	-		1	PD0.7	9.0QA	PD0.5	PD0.4	1	PD0.2	PDO.1	PD0.0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FIESO	1	1	1	-	1	-	1	_	177	IT6	ITS	IT4	_	IT2	Ε	IT0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PSO	I	I	I	1	1	1	I	I	PS7	PS6	PS5	PS4	I	PS2	PS1	PS0
9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PBO	I	1	I	1	I	I	1	I	PR7	PR6	PR5	PR4	I	PR2	PR1	PRO
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SPIB	SPIB.15	SPIB.14	SPIB.13	SPIB.12	SPIB.11	SPIB.10	SPIB.9	SPIB.8	SPIB.7	SPIB.6	SPIB.5	SPIB.4	SPIB.3	SPIB.2	SPIB.1	SPIB.0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SPICN	0	<	0	0	0	0	0	0	SIBY	SPIC	HOVH	WCOL	MODH	MODE	MISIM	SPIEN
	>	>	0	>	>	o	>	>	n n	>	0	0	0	o E	CKPHA	CKPO
SPICF	0	0	0	0	0	0	0	0	: 5 0	0	0	0	0	50		0 0
)	·))))))	SPICK7	SPICK6	SPICK5	SPICK4	SPICK3	SPICK2	SPICK1	SPICKO
SPICK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ē	1	1	1	1	1	I	-	1	FBUSY	1	-		ı	FC2	FC1	9
FCNIL	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
FPCTI	1	1	1	I	1	1	1	1	1	1	1	1	1	1	I	DPMG
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	I	1	I	1	I	1	1	I	ID0.7	9.0QI	ID0.5	ID0.4	ID0.3	ID0.2	ID0.1	ID0:0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA0	0	0	0	0	0	0	0	0	ET2	T2OE0	T2POL0	TR2L	TR2	CPRL2	SSS	GZEN
	0	0	0	0	0	0	0	0	0 0	0 21 102	0 2	0 101	0	0 2	0 2	0 8
T2H0	0	0	0	0	0	0	0	0	12H0.7	12H0.6	12H0.5	12H0.4	12H0.3	12H0.2	12H0.1	12H0.0
	>	>	>	>	>	>	>	>	TORHO 7	TSRHOR	T2RH0 5	T2RH0.4	TORHO 3	TORHUS	TOBHU 1	TSBHOO
T2RH0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G I Co	1			I	1	ļ		1	T2CH0.7	T2CH0.6	T2CH0.5	T2CH0.4	T2CH0.3	T2CH0.2	T2CH0.1	T2CH0.0
SCHO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TOUNBU	1	1	1	1	1	1	1	1	ET2L	T20E1	T2POL1	-	TF2	TF2L	TCC2	TC2L
000031	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V0	T2V0.15	T2V0.14	T2V0.13	T2V0.12	T2V0.11	T2V0.10	T2V0.9	T2V0.8	T2V0.7	T2V0.6	T2V0.5	T2V0.4	T2V0.3	T2V0.2	T2V0.1	T2V0.0
	T2R0 15	T2R0 14	T2R0 13	T2R0 12	T2R0 11	T2R0 10	T2R0.9	T2B0.8	T2B0.7	T2R0.6	T2B0.5	T2R0.4	T2B0.3	T2B0.2	T2R0 1	TSBOO
T2R0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TPCO	T2C0.15	T2C0.14	T2C0.13	T2C0.12	T2C0.11	T2C0.10	T2C0.9	T2C0.8	T2C0.7	T2C0.6	T2C0.5	T2C0.4	T2C0.3	T2C0.2	T2C0.1	T2C0.0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CFG0	0	0	0	0	0	0	0	0	T2C1	T2DIV2	T2DIV1	T2DIV0	TZMD	CCF1	CCF0	C/T2
	ICDT0 15	ICDT0.14	ICDT0.13	ICDT0.12	ICDT0.11	ICDT0 10	ICDT0.9	LCDT0.8	ICDT0.7	ICDTO6	ICDT0.5	ICDT0 4	ICDT0.3	ICDT0.2	ICDT0.1	ICDTOO
ICDT0	DB	DB	DB	DB	DB	DB	DB	DB	DB							
ICDT1	ICDT1.15	ICDT1.14	ICDT1.13	ICDT1.12	ICDT1.11	ICDT1.10	ICDT 1.9	ICDT1.8	ICDT1.7	ICDT1.6	ICDT1.5	ICDT1.4	ICDT1.3	ICDT1.2	ICDT1.1	ICDT1.0
2	DB	DB	DB	DB	DB	DB	DB	DB	DB							
ICDC	0	0	0	0	0	0	0	0	UME	0	REGE	0	CMD3	CMDZ	CMC	CMD0
	0	0	o	O	D	0	0	0	N C	0	^	0	Doo:	NO O	M La	NA CAL
ICDF	0	0	0	0	0	0	0	0	0	0	0	0	0	0000	316	OX.
0)	·	·)	·))	ICDB.7	ICDB.6	ICDB.5	ICDB.4	ICDB.3	ICDB.2	ICDB.1	ICDB:0
SCDB	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ICDA	ICDA.15	ICDA.14	ICDA.13	ICDA.12	ICDA.11	ICDA.10	ICDA.9	ICDA.8	ICDA.7	ICDA.6	ICDA.5	ICDA.4	ICDA.3	ICDA.2	ICDA.1	ICDA:0
i	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ICDD	1CDD.15	ICDD:14	ICDD:13	ST.0001	11.0001	01.0001	ICDD:9	8.0001	ICDD./	ICDD:6	ICDD.5	ICDD:4	E:0001	ICDD:2	1.000.1	0.0001

MIXIM

Table 5. Peripheral Register Bit Functions and Reset Values

(continued)
Values
d Reset
ons an
Functi
ster Bit
al Regi
Peripher
able 5. F
H

								REGISTER BIT	RBIT							
REGISTER	15	14	13	12	1	10	6	8	7	9	2	4	ဇ	2	-	0
F	ı	1	1	I	CRTMS	CRTM	TESTCAN	1	DCW	FTEST	DOFF	1	SRT	1	SCANMODE	TME
IMI	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
JUJ		_	-			-		-	ERIE	STIE	PDE	SIESTA	CRST	AUTOB	ERCS	SWINT
3	0	0	0	0	0	0	0	0	0	0	0	0	-	0	0	-
000					1				BSS	EC96/128	WKS	RXS	TXS	ER2	ER1	ER0
cno	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
aloo		_	I	I	I	-	I	I	NTIN7	9NILNI	INTIN5	4NILNI	ENILNI	ZNIINI	INTIN1	0NILNI
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
L	1	I	I	I	I	1	1	1	C0TE.7	C0TE.6	COTE.5	C0TE.4	COTE.3	C0TE.2	C0TE.1	COTE.0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1000	ı	1	1	1	1	1	1	1	CORE.7	CORE.6	CORE.5	CORE.4	C0RE.3	CORE.2	C0RE.1	CORE.0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COB	ſ		1	1	I	1	1	I	CANOBA	INCDEC	AID	COBPR7	9HAB0O	1	COBIE	COIE
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
9000	C0DP.15	C0DP.14	C0DP.13	C0DP.12	C0DP.11	C0DP.10	CODP.9	C0DP.8	C0DP.7	C0DP.6	C0DP.5	C0DP.4	C0DP.3	C0DP.2	C0DP.1	C0DP.0
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
acico	C0DB.15	C0DB.14	C0DB.13	C0DB.12	C0DB.11	C0DB.10	C0DB.9	C0DB.8	C0DB.7	CODB.6	C0DB.5	C0DB.4	C0DB.3	C0DB.2	C0DB.1	C0DB.0
CODD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CODMO		C0RMS.15	C0RMS.14	C0RMS.13	CORMS.12	C0RMS.11	C0RMS.10	CORMS.9	CORMS.8	C0RMS.7	CORMS.6	CORMS.5	CORMS.4	C0RMS.3	CORMS.2	C0RMS.1
SMINO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COTMAA	_	COTMA.15	COTMA.14	COTMA.13	C0TMA.12	COTMA.11	C0TMA.10	COTMA.9	COTMA.8	C0TMA.7	COTMA.6	C0TMA.5	C0TMA.4	C0TMA.3	COTMA.2	C0TMA.1
COLINIA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMMA				-	-			-	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
COINIC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMMOD	I	1	1	1	1		I	1	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
OSIMIS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMISC	I		1	I	I	ı	1	1	MSRDY	ETI	ERI	INTRO	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COM4C	I	_	1	I	I	1	1	1	MSRDY	ETI	ERI	INTRO	EXTRQ	MTRQ	ROW/TIH	DTUP
)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMSC		_	1	I	I	I	I	I	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMEC	I	_	1	I	1			1	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMAC	I		I	I	I	ı	ı	1	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMBC	I	1	I	I	I	I	I	1	MSRDY	ETI	ERI	INTRO	EXTRQ	MTRQ	ROW/TIH	DTUP
COIMIGO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMOO				-	-			-	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COM10C	I	1	1	I	1	ı	1	1	MSRDY	ETI	ERI	INTRO	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COM11C			-	1	1	1	1	1	MSRDY	ETI	ERI	INTRO	EXTRQ	MTRQ	ROW/TIH	DTUP
)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COM12C			1	1	I		1		MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

GETOICHED								REGISTER BIT	R BIT							
ביים ביים	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0011130							_		MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
SOIMISC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000	_	_	I	_	_	_			MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
00IMI140	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMMEC	_	_	1	_	_		_	_	MSRDY	Ш	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
SCIMION	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
700	I	1	LRAPD	VIBE	VDBE	VDPE	VABE	1		1	PGG0	1	1	BIASE	1	ADCE
L L	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0
H	-	ADCMX3	ADCMX2	ADCMX1	ADCMX0	-	ADCBIP	_	_	ADCDUL	ADCRSEF	ADCASD	ADCBY	ADCS2	ADCS1	ADCSC
	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000	-	_		_	_		6'GDGY	ADCD.8	ADCD.7	ADCD.6	ADCD.5	ADCD.4	ADCD.3	ADCD.2	ADCD.1	ADCD.
ADCD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
JI V	_	_	-	_	_	_	_	_		HFFIE	VIOBIE	DVBIE	AVBIE	_	ADCIE	I
Ĭ.	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ASP	VIOLVL	DNLVL	AVLVL	_	XHFRY		_	_	_	HFFINT	VIOBI	DVBI	AVBI		ADCRY	I
ב	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
JJSU							_	_		ADCCD1	ADCCD0			XTE	RCE	1
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits indicated by "—" are unused.


Bits indicated by "DB" have read/write access only in background or debug mode. These bits are cleared after a POR.

Bits indicated by "DW" are only written to in debug mode. These bits are cleared after a POR.


The OSCC register is cleared to 0002h after a POR and is not affected by other forms of reset

Table 5. Peripheral Register Bit Functions and Reset Values (continued)

Typical Application Circuit



Pin Configuration



_____Chip Information

PROCESS: CMOS

_Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
40 TOFN-EP	T4055+1	21-0140	90-0121

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/10	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

38 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600