4,194,304 WORD x 1 BIT DYNAMIC RAM

#### **PRELIMINARY**

#### DESCRIPTION

The TC514100APL/AJL/ASJL/AZL is the new generation dynamic RAM organized 4,194,304 words by 1 bit. The TC514100APL/AJL/ASJL/AZL utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514100APL/AJL/ASJL/AZL to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ (300/350mil) and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

#### **FEATURES**

- 4,194,304 word by 1bit organization
- Fast access time and cycle time

		NPUAJUASJU 70/80/10	AZL -
t <sub>RAC</sub> RAS Access Time	70ns	80ns	100ns
t <sub>AA</sub> Column Address Access Time	35ns	40ns	50ns
t <sub>CAC</sub> CAS Access Time	20ns	20ns	25ns
t <sub>RC</sub> Cycle Time	130ns	150ns	180ns
t <sub>PC</sub> Fast Page Mode Cycle Time	45ns	50ns	60ns

 Single power supply of 5V±10% with a built-in VBB generator

#### PIN NAMES

A0~A10	Address Inputs	WRITE	Read/Write Input
RAS	Row Address Strobe	Vcc	Power ( + 5V)
DIN	Data In	Vss	Ground
D <sub>OUT</sub>	Data Out	N.C.	No Connection
<b>CAS</b>	Column Address Strobe	1	

• Low Power

550mW MAX. Operating
(TC514100APL/AJL/ASJL/AZL - 70)
468mW MAX. Operating
(TC514100APL/AJL/ASJL/AZL - 80)

413mW MAX. Operating

(TC514100APL/AJL/ASJL/AZL-10)
1.1mW MAX. Standby

Outputs unlatched at cycle end allows twodimensional chip selection

Common I/O capability using "EARLY

WRITE" operation

 Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Fast Page Mode and Test Mode capability


All inputs and outputs TTL compatible

1024 refresh cycles/128ms


Package TC514100APL : DIP18-P-300E

TC514100AJL: SOJ26-P-350 TC514100ASJL: SOJ26-P-300A TC514400AZL: ZIP20-P-400A

#### PIN CONNECTION (TOP VIEW)



#### BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS**

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V <sub>IN</sub>	-1~7	V	1
Output Voltage	Vout	-1~7	ν	1
Power Supply Voltage	Vcc	-1~7	v	1
Operating Temperature	TOPR	0~70	*c	1
Storage Temperature	T <sub>STG</sub>	- 55~150	•c	1
Soldering Temperature · Time	TSOLDER	260 - 10	°C · sec	1
Power Dissipation	Po	700	mW	1
Short Circuit Output Current	Ιουτ	50	· mA	1

#### RECOMMENDED DC OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	-	6.5	V	2
V <sub>IL</sub>	Input Low Voltage	- 1.0	-	0.8	V	2

#### DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, Ta = 0~70°c)

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
	OPERATING CURRENT	TCS14100APL/AJL/ASJL/AZL-70	-	100		3, 4
lcc1	Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> MIN.)  STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V <sub>IH</sub> )  RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> MIN.)  FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> MIN.)  STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)  CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: t <sub>RC</sub> = t <sub>RC</sub> MIN.)  Battery Back Up Current Average power Supply Current, Battery Back Up	TC514100APL/AJL/ASJL/AZL-80	-	85	mA	`
	(RAS, CAS, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN. )	TCS14100APL/AJL/ASJL/AZL-10	-	75		5
lccz	Power Supply Standby Current		-	2	mA	:
	RAS ONLY REFRESH CURRENT	TC514100APUAJUASJUAZL-70		100		}
l <sub>CC3</sub>	Average Power Supply Current, RAS Only Mode	TC514100APL/AJL/ASJUAZL-80	-	85	mA	3,5
	(RAS Cycling, CAS = VIH: t <sub>RC</sub> = t <sub>RC</sub> MIN. )	TC514100APL/AJL/ASJL/AZL-10	_	75	]	
	FAST PAGE MODE CURRENT	-	70	,	3, 4	
I <sub>CC4</sub>	Average Power Supply Current, Fast Page Mode	TC514100APL/AJL/ASJL/AZL-80	_	60	mA	1
	(RAS = VIL, CAS, Address Cycling: tpc = tpc MIN. )	TC514100APL/AJL/ASJL/AZL-10	-	55	ĺ	5
Iccs	Power Supply Standby Current	ver Supply Standby Current				
	CAS BEFORE RAS REFRESH CURRENT	TCS14100APL/AJL/ASJL/AZL-70	-	100		
lcc6	Average Power Supply Current, CAS Before RAS	TCS14100APL/AJL/ASJL/AZL-80	-	85	mA.	3,5
		TCS14100APUAJUASJUAZL-10	-	75		
I <sub>CC7</sub>	Average power Supply Current, Battery Back Up Mode				μА	3,6
lcc7	Battery Back Up Current Average power Supply Current, Battery Back Up Mode				μΑ	3,6
lites	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V <sub>IN</sub> ≤6.5V, All Other Pins Not Under Test•	- 10	10	μА		
lo (L)	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V≤V <sub>OUT</sub> ≤ 5.5V)	- 10	10	μА		
V <sub>ОН</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> = -5mA)		2.4	_	v	
Vol	OUTPUT LEVEL Output "L" Level Voltage (I <sub>OUT</sub> = 4.2mA)		_	0.4	v	



#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \sim 70^{\circ}c)(Notes 7, 8, 9)$ 

SYMBOL	PARAMETER	TC514100APU AJUASJUAZL-70		TC514100APL/ AJL/ASJL/AZL-80		TC514100APL/ AJL/ASJL/AZL-10		דומט	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read or Write Cycle Time	130	-	150	<b>-</b> .	180	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	155	-	175	-	210	-	ns	
t <sub>PC</sub>	Fast Page Mode Cycle Time	45	-	50	_	60	_	ns	
t <sub>PRMW</sub>	Fast Page Mode Read-Modify-Write Cycle Time	70	-	75	-	90	-	ins	
t <sub>rac</sub>	Access Time from RAS	-	70	-	80	-	100	ns	10, 15 16
tCAC	Access Time from CAS	-	20	-	20	-	25	ns	10, 15
taa	Access Time from Column Address	-	35	-	40	-	50	ns	10, 16
t <sub>CPA</sub>	Access Time from CAS Precharge	_	40	_	45	_	55	ns	10
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	-	0	-	0	-	ns	10
toff	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	11
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	9
t <sub>RP</sub>	RAS Precharge Time	50	-	60	_	70	-	ns	
tras	RAS Pulse Width	70	10,000	80	10,000	100	10,000	ns	
tRASP	RAS Pulse Width (Fast Page Mode)	70	200,000	80	200,000	100	200,000	ns	
t <sub>RSH</sub>	RAS Hold Time	20		20	-	25	-	ns	
t <sub>RHCP</sub>	RAS Hold Time From CAS Precharge (Fast Page Mode)	40	-	45	-	55	-	ns	
t <sub>CSH</sub>	CAS Hold Time	70	-	80	_	100	-	ns	
<sup>1</sup> CAS	CAS Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	20	50	20	60	25	75	ns	15
t <sub>RAD</sub>	RAS to Column Address Delay Time	15	35	15	40	20	50	ns	16
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	-	5	_	10	-	ns	
t <sub>CP</sub>	CAS Precharge Time	10	_	10	_	10	_	ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	-	0	-	0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	-	10	-	15		ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0	_	0	_	0	_	ns	
t <sub>CAH</sub>	Column Address Hold Time	15	_	15	-	20	_	ns	
tral	Column Address to RAS Lead Time	35		40	-	50	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	0	_	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	_	0	-	0	•	ns	12
t <sub>RRH</sub>	Read Command Hold Time referenced to RAS	0	-	0	_	0	_	ns	12
twcH	Write Command Hold Time	15	-	15	_	20		D\$	

### ELECTRICAL CHARACTGERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER		TC514100APL/ AJL/ASJL/AZL-70		TC514100APU AJUASJUAZL-80		TC514100APL/ AJL/ASJL/AZL-10		NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	]	
t <sub>WP</sub>	Write Command Pulse Width	15	•	15	- 17	20	-	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	20	-	20	_	25	•	ns	
tcwL	Write Command to CAS Lead Time	20		20	1	25	-	ns	
tos	Data Set-Up Time	0	-	0	•	0	-	ns	13
t <sub>DH</sub>	Data Hold Time	15	-	15	-	20	-	ns	13
trer	Refresh Period	-	128		128	-	128	ms	
twcs	Write Command Set-UP Time	0	_	0	-	0	-	ns	14
t <sub>CWD</sub>	CAS to WRITE Delay Time	20	_	20	_	25	-	ns	14
t <sub>RWD</sub>	RAS to WRITE Delay Time	70	_	80	-	100	-	ns	14
t <sub>AWD</sub>	Column Address to WRITE Delay Time	35	-	40	-	50	-	ns	14
t <sub>CPWD</sub>	CAS Precharge to WRITE Delay Time	40	-	45		55	-	ns	14
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5	-	5	-	ns	
<sup>†</sup> CHR	CAS Hold Time (CAS before RAS Cycle)	15	-	15	<b>-</b>	20	-	ns	
t <sub>RPC</sub>	RAS to CAS Precharge Time	0	-	0	-	٥	-	ns	
t <sub>CPT</sub>	CAS Precharge Time (CAS before RAS Counter Test Cycle)	40	_	40	-	50	-	ns	
twrs	Write Command Set-Up Time (Test Mode In)	10	-	10	-	10	-	ns	
t <sub>WTH</sub>	Write Command Hold Time (Test Mode In)	10	-	.10		10	_	ns	
t <sub>WRP</sub>	WRITE to RAS Precharge Time (CAS before RAS Cycle)	10	_	10	-	10	_	ns	
t <sub>WRH</sub>	WRITE to RAS Hold Time (CAS before RAS Cycle)	10	-	10	_	10	_	ns	



### ELECTRICAL CHARACTGERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE $(V_{CC} = 5V \pm 10\%, Ta = 0 \sim 70^{\circ}C)$ (Notes 7, 8, 9)

SYMBOL	PARAMETER		I100APL/ JL/AZL-70	TC514100APL/ AJL/ASJL/AZL-80		TC514100APL/ AJL/ASJL/AZL-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1	
t <sub>RC</sub>	Random Read Write Cycle Time	135	-	155	<b>-</b> .	185	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	165	-	180	-	215	-	ns	
tpC	Fast Page Mode Cycle Time	50	-	55	-	65	-	ns	
t <sub>PRMW</sub>	Fast Page Mode Read-Modify-Write Cycle Time	75	-	80	-	95	-	ns	14
t <sub>RAC</sub>	Access Time from RAS	-	75	_	85		105	ns	10, 15 16
tCAC	Access Time from CAS		25	-	25	-	30	ns	10, 15
t <sub>AA</sub>	Access Time from Column Address	-	40	-	45	-	55	ns	10, 16
t <sub>CPA</sub>	Access Time from CAS Precharge		45	-	50	-	60	ns	10
tras	RAS Pulse Width	75	10,000	85	10,000	105	10,000	ns	
TRASP	RAS Pulse Width (Fast Page Mode)	75	200,000	85	200,000	105	200,000	ns	
t <sub>RSH</sub>	RAS Hold Time	25	-	25	-	30	-	ns	
t <sub>CSH</sub>	CAS Hold Time	. 75	-	85	-	105	_	ns	
t <sub>RHCP</sub>	CAS Prechrge to RAS Hold Time	40	_	50	-	60	-	ns	
t <sub>CAS</sub>	CAS Pulse Width	25	10,000	25	10,000	30	10,000	ns	
t <sub>RAL</sub>	Column Address to RAS Lead Time	40	-	45		55	-	ns	
tcwp	CAS to WRITE Delay Time	25	_	25	-	30	-	ns	14
t <sub>RWD</sub>	RAS to WRITE Delay Time	75		85	-	105	_	ns	14
t <sub>AWD</sub>	Column Address to WRITE Delay Time	40	<u>-</u>	45	-	55	-	ns	14
t <sub>CPWD</sub>	CAS Prechige to WRITE Delay Time	45	_	50		60		ns	14

#### CAPACITANCE ( $V_{CC} = 5V \pm 10\%$ , f = 1MHz, $Ta = 0 \sim 70^{\circ}C$ )

*SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>11</sub>	Input Capacitance (A0~A10, D <sub>IN</sub> )		5	
C <sub>12</sub>	Input Capacitance (RAS, CAS, WRITE)	-	7	pF
Co	Output Capacitance (DOUT)		7	


#### NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. ICC1, ICC3, ICC4, ICC6, ICC7 depend on cycle rate.
- 4. ICC1, ICC4 depend on output loading. Specified values are obtained with the output open.
- 5. Column address can be changed once or less While RAS=VIL and CAS=VIH.
- 6. t<sub>RAS</sub> (max.)=1µs is only applied to refresh of battery-back up. t<sub>RAS</sub> (max.)=10µs is applied to functional operating.
- 7. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 8. AC measurements assume t<sub>T</sub>=5ns.
- 9. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.
- 11. toff (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Either tRCH or tRRH must be satisfied for a read cycle.
- 13. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in read-write cycles.
- 14. twcs, trwd, tcwd, tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs (min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycle; If trwd≥trwd (min.), tcwd≥tcwd (min.), tawd≥tawd (min.) and tcpwd≥tcpwd (min.) (Fast Page Mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only: If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 16. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled by t<sub>AA</sub>.




#### TIMING WAVEFORMS

#### READ CYCLE




#### WRITE CYCLE (EARLY WRITE)






: "H" or "L"

#### READ-MODIFY-WRITE CYCLE




#### FAST PAGE MODE READ CYCLE








#### FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



: "H" or "L"


#### FAST PAGE MODE READ-MODIFY-WRITE CYCLE








#### RAS ONLY REFRESH CYCLE



Note: WRITE, A10="H" or "L"

#### CAS BEFORE RAS REFRESH CYCLE




Note: A0~A10="H" or "L"


: "H" or "L"




#### HIDDEN REFRESH CYCLE (READ)




#### HIDDEN REFRESH CYCLE (WRITE)



#### CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### WRITE, CAS BEFORE RAS REFRESH CYCLE



Note: DIN, A0~A10 = "H" or "L"

: "H" or "L"



#### TEST MODE

The TC514100APL/AJL/ASJL/AZL is the RAM organized 4,194,304 words by 1 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A<sub>10R</sub>, and A<sub>0C</sub> are not used. If, upon reading, all bits equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would indicate a "0". Fig.1 shows the block diagram of TC514100APL/AJL/ASJL/AZL. In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.

"WRITE, CAS Before RAS Refresh Cycle" puts the device into "Test Mode". And "CAS Before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "WRITE, CAS Before RAS Refresh Cycle" Performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/8 in case of N test pattern).

#### BLOCK DIAGRAM IN THE TEST MODE






Fig. 1