

Data Sheet

May 1999 File Number 2785.5

Digital Filter

The HSP43891 is a video-speed Digital Filter (DF) designed to efficiently implement vector operations such as FIR digital filters. It is comprised of eight filter cells cascaded internally and a shift and add output stage, all in a single integrated circuit. Each filter cell contains a 9x9 two's complement multiplier, three decimation registers and a 26-bit accumulator. The output stage contains an additional 26-bit accumulator which can add the contents of any filter cell accumulator to the output stage accumulator shifted right by 8-bits. The HSP43891 has a maximum sample rate of 30MHz. The effective multiply-accumulate (mac) rate is 240MHz.

The HSP43891 DF can be configured to process expanded coefficient and word sizes. Multiple DFs can be cascaded for larger filter lengths without degrading the sample rate or a single DF can process larger filter lengths at less than 30MHz with multiple passes. The architecture permits processing filter lengths of over 1000 taps with the guarantee of no overflows. In practice, most filter coefficients are less than 1.0, making even larger filter lengths possible. The DF provides for 8-bit unsigned or 9-bit two's complement arithmetic, independently selectable for coefficients and signal data.

Each DF filter cell contains three resampling or decimation registers which permit output sample rate reduction at rates of 1_{2} , 1_{3} or 1_{4} the input sample rate. These registers also provide the capability to perform 2-D operations such as matrix multiplication and NxN spatial

correlations/convolutions for image processing applications.

Features

- Eight Filter Cells
- 0MHz to 30MHz Sample Rate
- 9-Bit Coefficients and Signal Data
- 26-Bit Accumulator per Stage
- Filter Lengths Over 1000 Taps
- Expandable Coefficient Size, Data Size and Filter Length
- Decimation by 2, 3 or 4


Applications

- 1-D and 2-D FIR Filters
- Radar/Sonar
- Digital Video
- Adaptive Filters
- Echo Cancellation
- Complex Multiply-Add
 - Sample Rate Converters

Ordering Information


PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
HSP43891VC-20	0 to 70	100 Lead MQFP	Q100.14x20
HSP43891VC-25	0 to 70	100 Lead MQFP	Q100.14x20
HSP43891VC-30	0 to 70	100 Lead MQFP	Q100.14x20
HSP43891JC-20	0 to 70	84 Lead PLCC	N84.1.15
HSP43891JC-25	0 to 70	84 Lead PLCC	N84.1.15
HSP43891JC-30	0 to 70	84 Lead PLCC	N84.1.15
HSP43891GC-20	0 to 70	85 Pin CPGA	G85.A
HSP43891GC-25	0 to 70	85 Pin CPGA	G85.A
HSP43891GC-30	0 to 70	85 Pin CPGA	G85.A

http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999




Pinout

85 PIN GRID ARRAY (PGA)




84 LEAD PLASTIC LEADED CHIP CARRIER (PLCC)



intersil

Pinout (Continued)

100 LEAD MQFP TOP VIEW



intersil

Pin Description

SYMBOL	PIN NUMBER	TYPE			NAME AND FUNCTION				
V _{CC}	B1, J1, A3, K4, L7, A10, F10, D11		+5 power s	upply input					
V _{SS}	A1, F1, E2, K3, K6, L9, A11, F11, J11		Power supp	bly ground	input.				
CLK	G3	I	The CLK in	put provide	es the DF system sample clock. The maximum	clock frequency is 30MHz.			
DIN0-8	A5-8, B5-7, C6, C7	I	through the ables loadir	ese pins to ng, which is	e the data sample input bus. Nine-bit data sa the X register of each filter cell of the DF simu s synchronous on the rising edge of the clock so to be either 9-bit two's complement or 8-bit uns	ltaneously. The DIENB signal en- signal.			
			plement values, DIN8 is the sign bit. For 8-bit unsigned values, DIN8 must be held at logical zero						
DIENB	C5	I	CLK signal present on CLK edge latched insi during the c	A low on this input enables the data sample input bus (DIN0-8) to all the filter cells. A rising edge of the CLK signal occurring while DIENB is low will load the X register of every filter cell with the 9-bit value present on DIN0-8. A high on this input forces all the bits of the data sample input bus to zero; a rising CLK edge when DIENB is high will load the X register of every filter cell with all zeros. This signal is latched inside the device, delaying its effect by one clock internal to the device. Therefore it must be low during the clock cycle immediately preceding presentation of the desired data on the DIN0-8 inputs. Detailed operation is shown in later timing diagrams.					
CIN0-8	A9, B9-11, C10, C11, D10, E9, E10	I	These nine inputs are used to input the 9-bit coefficients. The coefficients are synchronously loaded into the C register of filter CELL0 if a rising edge of CLK occurs while CIENB is low. The CIENB signal is delayed by one clock as discussed below. The coefficients can be either 9-bit two's complement or 8-bit unsigned values. For 9-bit two's complement values, CIN8 is the sign bit. For 8-bit unsigned values, CIN8 must be held at logical zero.						
ALIGN PIN	C3					-			
CIENB	B8	1	Used for aligning chip on socket or printed circuit board. This pin must be left as a no connect in circuit. A low on this input enables the C register of every filter cell and the D (decimation) registers of every filter cell according to the state of the DCM0-1 inputs. A rising edge of the CLK signal occurring while CIENB is low will load the C register and appropriate D registers with the coefficient data present at their inputs. This provides the mechanism for shifting coefficients from cell to cell through the device. A high on this input freezes the contents of the C register and the D registers, ignoring the CLK signal. This signal is latched and delayed by one clock internal to the DF. Therefore it must be low during the clock cycle immediately preceding presentation of the desired coefficient on the CIN0-8 inputs. Detailed operation is shown in later timing diagrams.						
COUT0-8	B2, B3, C1, D1, E1, C2, D2, F2, E3	0	are enabled	the \overline{CC} by the \overline{CC}	e outputs are used to output the 9-bit coefficient DENB signal low. These outputs may be tied to cients, or they may be tied to the CIN0-8 inputs	the CIN0-8 inputs of the same DF			
COENB	A2	I	A low on the in their high		input enables the COUT0-8 outputs. A high on e state.	this input places all these outputs			
DCM0-1	L1, G2	I	These two	inputs dete	rmine the use of the internal decimation regist	ers as follows:			
			DCM1	DCM0	DECIMATION FUNCTION				
			0	0	Decimation registers not used]			
			0	1	One decimation register is used				
			1	0	Two decimation registers are used				
			1	1	Three decimation registers are used				
			When no d decimation	ecimation register is	from cell to cell at a rate determined by the nur registers are used, coefficients move from cell used, coefficients move from cell to cell on eve ed by one clock internal to the device.	to cell on each clock. When one			

Pin Description (Continued)

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
SUM0-25	F9, G9-G11, H10, H11, J2, J5-J7, J10, K2, K5, K7-K11, L2-L6, L8, L10, L11	0	These 26 three-state outputs are used to output the results of the internal filter cell computations. Individual filter cell results or the result of the shift and add output stage can be output. If an individual filter cell result is to be output, the ADR0-2 signals select the filter cell result. The SHADD signal determines whether the selected filter cell result or the output stage adder result is output. The signals SENBH and SENBL enable the most significant and least significant bits of the SUM0-25 result respectively. Both SENBH and SENBL may be enabled simultaneously if the system has a 26-bit or larger bus. However individual enables are provided to facilitate use with a 16-bit bus.
SENBH	K1	I	A low on this input enables result bits SUM16-25. A high on this input places these bits in their high impedance state.
SENBL	E11	I	A low on this input enables result bits SUM0-15. A high on this input places these bits in their high impedance state.
ADR0-2	G1, H1, H2	I	These three inputs select the one cell whose accumulator will be read through the output bus (SUM0-25) or added to the output stage accumulator. They also determine which accumulator will be cleared when ERASE is low. These inputs are latched in the DF and delayed by one clock internal to the device. If ADR0-2 remains at the same address for more than one clock, the output at SUM0-25 will not change to reflect any subsequent accumulator updates in the addressed cell. Only the result available during the first clock, when ADR0-2 selects the cell, will be output. This does not hinder normal operation since the ADR0-2 lines are changed sequentially. This feature facilitates the interface with slow memories where the output is required to be fixed for more than one clock.
SHADD	F3	I	The SHADD input controls the activation of the shift and add operation in the output stage. This signal is latched on chip and delayed by one clock internal to the device. Detailed explanation is given in the DF Output Stage section.
RESET	A4	I	A low on this input synchronously clears all the internal registers, except the cell accumulators It can be used with ERASE to also clear all the accumulators simultaneously. This signal is latched in the DF and delayed by one clock internal to the device.
ERASE	B4	I	A low on this input synchronously clears the cell accumulator selected by the ADR0-2 signals. If RESET is also low simultaneously, all cell accumulators are cleared.

Functional Description

The Digital Filter Processor (DF) is composed of eight filter cells cascaded together and an output stage for combining or selecting filter cell outputs (See Block Diagram). Each filter cell contains a multiplier-accumulator and several registers (Figure 1). Each 9-bit coefficient is multiplied by a 9-bit data sample, with the result added to the 26-bit accumulator contents. The coefficient output of each cell is cascaded to the coefficient input of the next cell to its right.

DF Filter Cell

A 9-bit coefficient (CIN0-8) enters each cell through the C register on the left and exits the cell on the right as signals COUT0-8. With no decimation, the coefficient moves directly from the C register to the output, and is valid on the clock following its entrance. When decimation is selected the coefficient exit is delayed by 1, 2 or 3 clocks by passing through one or more decimation registers (D1, D2 or D3).

The combination of D registers through which the coefficient passes is determined by the state of DCM0 and DCM1. The output signals (COUT0-8) are connected to the CIN0-8 inputs of the next cell to its right. The COENB input signal enables the COUT0-8 outputs of the right most cell to the COUT0-8 pins of the device.

The C and D registers are enabled for loading by CIENB. Loading is synchronous with CLK when CIENB is low. Note that CIENB is latched internally. It enables the register for loading after the next CLK following the onset of CIENB low. Actual loading occurs on the second CLK following the onset of CIENB low. Therefore CIENB must be low during the clock cycle immediately preceding presentation of the coefficient on the CINO-8 inputs. In most basic FIR operations, CIENB will be low throughout the process, so this latching and delay sequence is only important during the initialization phase. When CIENB is high, the coefficients are frozen.

The C and D registers are cleared synchronously under control of $\overline{\text{RESET}}$, which is latched and delayed exactly like $\overline{\text{CIENB}}$. The output of the C register (C0-8) is one input to 9 x 9 multiplier.

The other input to the 9 x 9 multiplier comes from the output of the X register. This register is loaded with a data sample from the device input signals DIN0-8 discussed above. The X register is enabled for loading by DIENB. Loading is synchronous with CLK when DIENB is low. Note that DIENB is latched internally. It enables the register for loading after the next CLK following the onset of DIENB low. Actual loading occurs on the second CLK following the onset of DIENB low; therefore, DIENB must be low during the clock



cycle immediately preceding presentation of the data sample on the DIN0-8 inputs. In most basic FIR operations, $\overline{\text{DIENB}}$ will be low throughout the process, so this latching and delay sequence is only important during the initialization phase. When $\overline{\text{DIENB}}$ is high, the X register is loaded with all zeros.

The multiplier is pipelined and is modeled as a multiplier core followed by two pipeline registers, MREG0 and MREG1 (Figure 1). The multiplier output is sign extended and input as one operand of the 26-bit adder. The other adder operand is the output of the 26-bit accumulator. The adder output is loaded synchronously into both the accumulator and the TREG.

The TREG loading is disabled by the cell select signal, CELLn, where n is the cell number. The cell select is decoded from the ADR0-2 signals to generate the TREG load enable. The cell select is inverted and applied as the load enable to the TREG. Operation is such that the TREG is loaded whenever the cell is not selected. Therefore, TREG is loaded every clock except the clock following cell selection. The purpose of the TREG is to hold the result of a sum-ofproducts calculation during the clock when the accumulator is cleared to prepare for the next sum-of-products calculation. This allows continuous accumulation without wasting clocks.

The accumulator is loaded with the adder output every clock unless it is cleared. It is cleared synchronously in two ways. When $\overrightarrow{\text{RESET}}$ and $\overrightarrow{\text{ERASE}}$ are both low, the accumulator is cleared along with all other registers on the device. Since $\overrightarrow{\text{ERASE}}$ and $\overrightarrow{\text{RESET}}$ are latched and delayed one clock internally, clearing occurs on the second CLK following the onset of both $\overrightarrow{\text{ERASE}}$ and $\overrightarrow{\text{RESET}}$ low.

The second accumulator clearing mechanism clears a single accumulator in a selected cell. The cell select signal, CELLn, decoded from ADR0-2 and the ERASE signal enable clearing of the accumulator on the next CLK.

The ERASE and RESET signals clear the DF internal registers and states as follows:

ERASE	RESET	CLEARING EFFECT
1	1	No clearing occurs, internal state remains same.
1	0	RESET only active, all registers except ac- cumulators are cleared, including the inter- nal pipeline registers.
0	1	ERASE only active, the accumulator whose address is given by the ADR0-2 in- puts is cleared.
0	0	Both RESET and ERASE active, all accu- mulators as well as all other registers are cleared.

The DF Output Stage

The output stage consists of a 26-bit adder, 26-bit register, feedback multiplexer from the register to the adder, an output multiplexer and a 26-bit three-state driver stage (Figure 2).

The 26-bit output adder can add any filter cell accumulator result to the 18 most significant bits of the output buffer. This result is stored back in the output buffer. This operation takes place in one clock period. The eight LSBs of the output buffer are lost. The filter cell accumulator is selected by the ADR0-2 inputs.

The 18 MSBs of the output buffer actually pass through the zero mux on their way to the output adder input. The zero mux is controlled by the SHADD input signal and selects either the output buffer 18 MSBs or all zeros for the adder input. A low on the SHADD input selects zero. A high on the SHADD input selects the output buffer MSBs, thus, activating the shift-and-add operation. The SHADD signal is latched and delayed by one clock internally.




FIGURE 1. HSP43891 DF FILTER CELL

<u>intersil</u>




FIGURE 2. HSP43891 DFP OUTPUT STAGE

The 26 least significant bits (LSBs) from either a cell accumulator or the output buffer are output on the SUM0-25 bus. The output mux determines whether the cell accumulator selected by ADR0-2 or the output buffer is output to the bus. This mux is controlled by the SHADD input signal. Control is based on the state of the SHADD during two successive clocks; in other words, the output mux selection contains memory. If SHADD is low during a clock cycle and was low during the previous clock, the output mux selects the contents of the filter cell accumulator addressed by ADR0-2. Otherwise the output mux selects the contents of the output buffer.

If the ADR0-2 lines remain at the same address for more than one clock, the output at SUM0-25 will not change to reflect any subsequent accumulator updates in the addressed cell. Only the result available during the first clock when ADR0-2 selects the cell will be output.

This does not hinder normal FIR operation since the ADR0-2 lines are changed sequentially. This feature facilitates the interface with slow memories where the output is required to be fixed for more than one clock.

8

The SUM0-25 output bus is controlled by the SENBH and SENBL signals. A low on SENBL enables bits SUM0-15. A low on SENBH enables bits SUM16-25. Thus, all 26 bits can be output simultaneously if the external system has a 26-bit or larger bus. If the external system bus is only 16 bits, the bits can be enabled in two groups of 16 and 10 bits (sign extended).

DF Arithmetic

Both data samples and coefficients can be represented as either 8-bit unsigned or 9-bit two's complement numbers. The 9x9 bit multiplier in each cell expects 9-bit two's complement operands. The binary format of 8-bit two's complement is shown below. Note that if the most significant or sign bit is held at logical zero, the 9-bit two's complement multiplier can multiply 8-bit unsigned operands. Only the upper (positive) half of the two's complement binary range is used.

The multiplier output is 18 bits and the accumulator is 26 bits. The accumulator width determines the maximum possible number of terms in the sum of products without overflow. The maximum number of terms depends also on the number system and the distribution of the coefficient and data values. Then maximum numbers of terms in the sum products are:

	MAXIMUM # OF TERMS				
NUMBER SYSTEM	8-BIT	9-BIT			
Two Unsigned Vectors	1032	N/A			
Two Two's Complement Vectors					
Two Positive Vectors	2080	1032			
Negative Vectors	2047	1024			
One Positive and One Negative Vector	2064	1028			
One Unsigned 8-Bit Vector and One Two's Complement Vector					
Positive Two's Complement Vector	1036	1032			
Negative Two's Complement Vector	1028	1028			

For practical FIR filters, the coefficients are never all near maximum value, so even larger vectors are possible in practice.


Basic FIR Operation

A simple, 30MHz 8-tap filter example serves to illustrate more clearly the operation of the DF. The sequence table (Table 1) shows the results of the multiply accumulate in each cell after each clock. The coefficient sequence, C_N , enters the DF on the left and moves from left to right through the cells. The data sample sequence, X_N , enters the DF from the top, with each cell receiving the same sample simultaneously. Each cell accumulates the sum of products for one output point. Eight sums of products are calculated simultaneously, but staggered in time so that a new output is available every system clock.

HSP43891

TABLE 1. HSP43891 30MHz, 8-TAP FIR FILTER SEQUE	NCE
---	-----

		X ₁₅ X ₉ , 2	x ₈ , x ₇ x ₁ , x ₀						
		C ₀ C ₆ , C	C ₇ , C ₀ C ₆ , C ₇		HSP43891				
CLK	CELL 0	CELL 1	CELL 2	CELL 3	CELL 4	CELL 5	CELL 6	CELL 7	SUM/CLR
0	C ₇ x X ₀	0	0	0	-	-	-	-	-
1	+C ₆ x X ₁	C ₇ x X ₁	0	0	-	-	-	-	-
2	+C ₅ x X ₂	+C ₆ x X ₂	C ₇ x X ₂	0	-	-	-	-	-
3	+C ₄ x X ₃	+C ₅ x X ₃	+C ₆ x X ₃	C ₇ x X ₃	-	-	-	-	-
4	+C ₃ x X ₄	+C ₄ x X ₄	+C ₅ x X ₄	+C ₆ x X ₄	C ₇ x X ₄	-	-	-	-
5	+C ₂ x X ₅	+C ₃ x X ₅	+C ₄ x X ₅	+C ₅ x X ₅	+C ₆ x X ₅	С ₇ х Х ₅	-	-	-
6	+C ₁ x X ₆	+C ₂ x X ₆	+C ₃ x X ₆	+C ₄ x X ₆	+C ₅ x X ₆	+C ₆ x X ₆	С ₇ х Х ₆	-	-
7	+C ₀ x X ₇	+C ₁ x X ₇	+C ₂ x X ₇	+C ₃ x X ₇	+C ₄ x X ₇	+C ₅ x X ₇	+C ₆ x X ₇	C ₇ x X ₇	Cell 0 (Y ₇)
8	C ₇ x X ₈	+C ₀ x X ₈	+C ₁ x X ₈	+C ₂ x X ₈	+C ₃ x X ₈	+C ₄ x X ₈	+C ₅ x X ₈	+C ₆ x X ₈	Cell 1 (Y ₈)
9	+C ₆ x X ₉	C ₇ x X ₉	+C ₀ x X ₉	+C ₁ x X ₉	+C ₂ x X ₉	+C ₃ x X ₉	+C ₄ x X ₉	+C ₅ x X ₉	Cell 2 (Y ₉)
10	+C ₅ x X ₁₀	+C ₆ x X ₁₀	C ₇ x X ₁₀	+C ₀ x X ₁₀	+C ₁ x X ₁₀	+C ₂ x X ₁₀	+C ₃ x X ₁₀	+C ₄ x X ₁₀	Cell 3 (Y ₁₀)
11	+C ₄ x X ₁₁	+C ₅ x X ₁₁	+C ₆ x X ₁₁	C ₇ x X ₁₁	+C ₀ x X ₁₁	+C ₁ x X ₁₁	+C ₂ x X ₁₁	+C ₃ x X ₁₁	Cell 4 (Y ₁₁)
12	+C ₃ x X ₁₂	+C ₄ x X ₁₂	+C ₅ x X ₁₂	+C ₆ x X ₁₂	C ₇ x X ₁₂	+C ₀ x X ₁₂	+C ₁ x X ₁₂	+C ₂ x X ₁₂	Cell 5 (Y ₁₂)
13	+C ₂ x X ₁₃	+C ₃ x X ₁₃	+C ₄ x X ₁₃	+C ₅ x X ₁₃	+C ₆ x X ₁₃	C ₇ x X ₁₃	+C ₀ x X ₁₃	+C ₁ x X ₁₃	Cell 6 (Y ₁₃)
14	+C ₁ x X ₁₄	+C ₂ x X ₁₄	+C ₃ x X ₁₄	+C ₄ x X ₁₄	+C ₅ x X ₁₄	+C ₆ x X ₁₄	+C ₇ x X ₁₄	+C ₀ x X ₁₄	Cell 7 (Y ₁₄)
15	+C ₀ x X ₁₅	+C ₁ x X ₁₅	+C ₂ x X ₁₅	+C ₃ x X ₁₅	+C ₄ x X ₁₅	+C ₅ x X ₁₅	+C ₆ x X ₁₅	C ₇ x X ₁₅	Cell 0 (Y ₁₅)





intersil

Detailed operation of the DF to perform a basic 8-tap, 9-bit coefficient, 9-bit data, 30MHz FIR filter is best understood by observing the schematic (Figure 3) and timing diagram (Figure 4). The internal pipeline length of the DF is four (4) clock cycles, corresponding to the register levels CREG (or XREG), MREG0, MREG1, and TREG (Figures 1 and 2). Therefore, the delay from presentation of data and coefficients at the DIN0-8 and CIN0-8 inputs to a sum appearing at the SUM0-25 output is: k + Td, where k = filter

length and Td = 4, the internal pipeline delay of the DF. After the pipeline has filled, a new output sample is available every clock. The delay to last sample output from last sample input is Td. The output sums, Y_N, shown in the timing diagram are derived from the sum-of-products equation.

$$Y_{N} = \sum_{K=0}^{7} C_{K} X_{N-K}$$




FIGURE 5. HSP43891 30MHz, 16-TAP FIR FILTER CASCADE APPLICATION SCHEMATIC

10 in<u>tersi</u>l

Extended FIR Filter Length Filter

lengths greater that eight taps can be created by either cascading together multiple DF devices or "reusing" a single device. Using multiple devices, an FIR filter of over 1000 taps can be constructed to operate at a 30MHz sample rate. Using a single device clocked at 30MHz, an FIR filter of over 500 taps can be constructed to operate at less than a 30MHz sample rate. Combinations of these two techniques are also possible.

Cascade Configuration

To design a filter length L>8, L/8 DFs are cascaded by connecting the COUT0-8 outputs of the (i)th DF to the CIN0-8 inputs of the (i+1)th DF. The DIN0-8fs inputs and SUM0-25 outputs of all the DFs are also tied together. A specific example of two cascaded DFs illustrates the technique (Figure 5). Timing (Figure 6) is similar to the simple 8-tap FIR, except the ERASE and SENBL/SENBH signals must be enabled independently for the two DFs in order to clear the correct accumulators and enable the SUM0-25 output signals at the proper times.

co			NPUT X ₃₀ X ₉ C ₀ C ₁₄ , C ₁₅ , 0			¥3891 →	0, Y ₃₀ Y ₂₃	₃ , 0 0, Y ₂₂	Y ₁₅ , 0 0
CLK	CELL 0	CELL 1	CELL 2	CELL 3	CELL 4	CELL 5	CELL 6	CELL 7	SUM/CLR
6	C ₁₅ x X ₀	0	0	0	-	-	-	-	-
7	+C ₁₄ x X ₁	C ₁₅ x X ₁	0	0	-	-	-	-	-
8	+C ₁₃ x X ₂		C ₁₅ x X ₂	0	-	-	-	-	-
9	+C ₁₂ x X ₃			C ₁₅ x X ₃	-	-	-	-	-
10	+C ₁₁ x X ₄			+C ₁₄ x X ₄	C ₁₅ x X ₄	-	-	-	-
11	+C ₁₀ x X ₅			+C ₁₃ x X ₅		C ₁₅ x X ₅		-	-
12	+C ₉ x X ₆			+C ₁₂ x X ₆			C ₁₅ x X ₆	-	-
13	+C ₈ x X ₇			+C ₁₁ x X ₇				C ₁₅ x X ₇	-
14	+C ₇ x X ₈			+C ₁₀ x X ₈				+C ₁₄ x X ₈	-
15	+C ₆ x X ₉			+C ₉ x X ₉				+C ₁₃ x X ₉	-
16	+C ₅ x X ₁₀			+C ₈ x X ₁₀				+C ₁₂ x X ₁₀	-
17	+C ₄ x X ₁₁			+C ₇ x X ₁₁				+C ₁₁ x X ₁₁	-
18	+C ₃ x X ₁₂			+C ₆ x X ₁₂				+C ₁₀ x X ₁₂	-
19	+C ₂ x X ₁₃			+C ₅ x X ₁₃				+C ₉ x X ₁₃	-
20	+C ₁ x X ₁₄			+C ₄ x X ₁₄				+C ₈ x X ₁₄	-
21	+C ₀ x X ₁₅	↓		+C ₃ x X ₁₅				+C ₇ x X ₁₅	Cell 0 (Y ₁₅)
22	0	C ₀ x X ₁₆	+	+C ₂ x X ₁₆				+C ₆ x X ₁₆	Cell 1 (Y ₁₆)
23	0	0	C ₀ x X ₁₇	+C ₁ x X ₁₇				+C ₅ x X ₁₇	Cell 2 (Y ₁₇)
24	0	0	0	+C ₀ x X ₁₈	↓			+C ₄ x X ₁₈	Cell 3 (Y ₁₈)
25	0	0	0	0	C ₀ x X ₁₉	★		+C ₃ x X ₁₉	Cell 4 (Y ₁₉)
26	0	0	0	0	0	C ₀ x X ₂₀	•	+C ₂ x X ₂₀	Cell 5 (Y ₂₀)
27	0	0	0	0	0	0	C ₀ x X ₂₁	+C ₁ x X ₂₁	Cell 6 (Y ₂₁)
28	0	0	0	0	0	0	0	+C ₀ x X ₂₂	Cell 7 (Y ₂₂)
29 30	C ₁₅ x X ₈		-	0	0	0	0	0	-
30 31	+C ₁₄ x X ₉	+C ₁₅ x X ₉	0 +C ₁₅ x X ₁₀	0	0	0	0	0	-
32	+C ₁₃ x X ₁₀ +C ₁₂ x X ₁₁		+015 × ^10	+C ₁₅ x X ₁₁	0	0	0	0	-
33	+C ₁₂ × ∧11 +C ₁₁ × X ₁₂			+015 × ^11	+C ₁₅ x X ₁₂	0	0	0	-
33 34	+C ₁₁ × ∧ ₁₂ +C ₁₀ × X ₁₃					+C ₁₅ x X ₁₂	0	0	-
35	$+C_{10} \times X_{13}$ +C ₉ x X ₁₄						+C ₁₅ x X ₁₄	0	
36	+Cg x X ₁₄ +C ₈ x X ₁₅							C ₁₅ x X ₁₅	
37	+C ₇ x X ₁₆							+C ₁₄ x X ₁₆	_
38	$+C_{6} \times X_{17}$							+C ₁₃ x X ₁₇	_
39	$+C_5 \times X_{18}$							+C ₁₂ x X ₁₈	_
40	+C ₄ x X ₁₉							$+C_{11} \times X_{19}$	-
41	+C ₃ x X ₂₀							+C ₁₀ x X ₂₀	-
42	+C ₂ x X ₂₁							$+C_9 \times X_{21}$	-
43	+C ₁ x X ₂₂							+C ₈ x X ₂₂	-
44	$+C_0 \times X_{23}$	∣ ↓						+C7 x X23	Cell 0 (Y ₂₃)
45	0	C ₀ x X ₂₃						$+C_6 \times X_{24}$	Cell 1 (Y ₂₄)
46	0	0	C ₀ x X ₂₅	↓				+C ₅ x X ₂₅	Cell 2 (Y ₂₅)
47	0	0	0	C ₀ x X ₂₆	↓			+C ₄ x X ₂₆	Cell 3 (Y ₂₆)
48	0	0	0	0	C ₀ x X ₂₇	↓	↓	+C ₃ x X ₂₇	Cell 4 (Y ₂₇)

TABLE 2.

intersil

Single DF Configuration


Using a single DF, a filter of length L>8 can be constructed by processing in L/8 passes, as illustrated in Table 2, for a 16-tap FIR. Each pass is composed of Tp = 7 + L cycles and computes eight output samples. In pass i, the sample with indices i*8 to i*8 +(L-1) enter the DIN0-8 inputs. The coefficients $C_0 - C_L - 1$ enter the CIN0-8 inputs, followed by seven zeros. As these zeros are entered, the result samples are output and the accumulators reset. Initial filing of the pipeline is not shown in this sequence table. Filter outputs can be put through a FIFO to even out the sample rate.

Extended Coefficient and Data Sample Word Size

The sample and coefficient word size can be extended by utilizing several DFs in parallel to get the maximum sample rate or a single DF with resulting lower sample rates. The technique is to compute partial products of 9 x 9 and combine these partial products by shifting and adding to obtain the final result. The shifting and adding can be accomplished with external adders (at full speed) or with the DF's shift-and-add mechanism contained in its output stage (at reduced speed).

Decimation/Resampling

The HSP43891 DF provides a mechanism for decimating by factors of 2, 3, or 4. From the DF filter cell block diagram (Figure 1), note the three D registers and two multiplexers in the coefficient path through the cell. These allow the coefficients to be delayed by 1, 2, or 3 clocks through the cell. The sequence table (Table 3) for a decimate-by-two filter illustrates the technique (internal cell pipelining ignored for simplicity). Detailed timing for a 30MHz input sample rate, 15MHz output sample rate (i.e., decimate-by-two), 16-tap FIR filter, including pipelining, is shown in Figure 7. This filter requires only a single HSP43891 DF.



 $Y_N = \sum_{K=0}^{15} c_K x_{N-K}$

FIGURE 6. HSP43891 16-TAP 30MHz FILTER TIMING USING TWO CASCADED HSP43891s

HSP43891

TABLE 3. HSP43891 16-TAP DECIMATE-BY-TWO FIR FILTER SEQUENCE; 30MHz IN, 15MHz OUT

DATA SEQUENCE INPUT . . . X2, X1, X0 -

COEFFICIENT SEQUENCE INPUT ... C_{15} , $C_0 \dots C_{13}$, C_{14} , $C_{15} \longrightarrow HSP43891 \longrightarrow \dots Y_{19}$, -, Y_{17} , -, Y_{15}

ᡝ

CLK	CELL 0	CELL 1	CELL 2	CELL 3	CELL 4	CELL 5	CELL 6	CELL 7	SUM/CLR
6	C ₁₅ x X ₀	0	0	0	0	0	0	0	-
7	+C ₁₄ x X ₁	0	0	0	0	0	0	0	-
8	+C ₁₃ x X ₂	C ₁₅ x X ₂	0	0	0	0	0	0	-
9	+C ₁₂ x X ₃	+C ₁₄ x X ₃	0	0	0	0	0	0	-
10	+C ₁₁ x X ₄	+C ₁₃ x X ₄	C ₁₅ x X ₄	0	0	0	0	0	-
11	+C ₁₀ x X ₅	+C ₁₂ x X ₅	+C ₁₄ x X ₅	0	0	0	0	0	-
12	+C ₉ x X ₆	+C ₁₁ x X ₆	+C ₁₃ x X ₆	С ₁₅ х Х ₆	0	0	0	0	-
13	+C ₈ x X ₇	+C ₁₀ x X ₇	+C ₁₂ x X ₇	+C ₁₄ x X ₇	0	0	0	0	-
14	+C ₇ x X ₈	+C ₉ x X ₈	+C ₁₁ x X ₈	+C ₁₃ x X ₈	C ₁₅ x X ₈	0	0	0	-
15	+C ₆ x X ₉	+C ₈ x X ₉	+C ₁₀ x X ₉	+C ₁₂ x X ₉	+C ₁₄ x X ₉	0	0	0	-
16	+C ₅ x X ₁₀	+C ₇ x X ₁₀	+C ₉ x X ₁₀	+C ₁₁ x X ₁₀	+C ₁₃ x X ₁₀	C ₁₅ x X ₁₀	0	0	-
17	+C ₄ x X ₁₁	+C ₆ x X ₁₁	+C ₈ x X ₁₁	+C ₁₀ x X ₁₁	+C ₁₂ x X ₁₁	+C ₁₄ x X ₁₁	0	0	-
18	+C ₃ x X ₁₂	+C ₅ x X ₁₂	+C ₇ x X ₁₂	+C ₉ x X ₁₂	+C ₁₁ x X ₁₂	+C ₁₃ x X ₁₂	C ₁₅ x X ₁₂	0	-
19	+C ₂ x X ₁₃	+C ₄ x X ₁₃	+C ₆ x X ₁₃	+C ₈ x X ₁₃	+C ₁₀ x X ₁₃	+C ₁₂ x X ₁₃	+C ₁₄ x X ₁₃	0	-
20	+C ₁ x X ₁₄	+C ₃ x X ₁₄	+C ₅ x X ₁₄	+C ₇ x X ₁₄	+C ₉ x X ₁₄	+C ₁₁ x X ₁₄	+C ₁₃ x X ₁₄	C ₁₅ x X ₁₄	-
21	+C ₀ x X ₁₅	+C ₂ x X ₁₅	+C ₄ x X ₁₅	+C ₆ x X ₁₅	+C ₈ x X ₁₅	+C ₁₀ x X ₁₅	+C ₁₂ x X ₁₅	+C ₁₄ x X ₁₅	Cell0 (Y ₁₅)
22	C ₁₅ x X ₁₆	+C ₁ x X ₁₆	+C ₃ x X ₁₆	+C ₅ x X ₁₆	+C ₇ x X ₁₆	+C ₉ x X ₁₆	+C ₁₁ x X ₁₆	+C ₁₃ x X ₁₆	-
23	+C ₁₄ x X ₁₇	+C ₀ x X ₁₇	+C ₂ x X ₁₇	+C ₄ x X ₁₇	+C ₆ x X ₁₇	+C ₈ x X ₁₇	+C ₁₀ x X ₁₇	+C ₁₂ x X ₁₇	Cell1 (Y ₁₇)
24	+C ₁₃ x X ₁₈	C ₁₅ x X ₁₈	+C ₁ x X ₁₈	+C ₃ x X ₁₈	+C ₅ x X ₁₈	+C ₇ x X ₁₈	+C ₉ x X ₁₈	+C ₁₁ x X ₁₈	-
25	+C ₁₂ x X ₁₉	+C ₁₄ x X ₁₉	+C ₀ x X ₁₉	+C ₂ x X ₁₉	+C ₄ x X ₁₉	+C ₆ x X ₁₉	+C ₈ x X ₁₉	+C ₁₀ x X ₁₉	Cell2 (Y ₁₉)
26	+C ₁₁ x X ₂₀	+C ₁₃ x X ₂₀	C ₁₅ x X ₂₀	+C ₁ x X ₂₀	+C ₃ x X ₂₀	+C ₅ x X ₂₀	+C ₇ x X ₂₀	+C ₉ x X ₂₀	-
27	+C ₁₀ x X ₂₁	+C ₁₂ x X ₂₁	+C ₁₄ x X ₂₁	+C ₀ x X ₂₁	+C ₂ x X ₂₁	+C ₄ x X ₂₁	+C ₆ x X ₂₁	+C ₈ x X ₂₁	Cell3 (Y ₂₁)
28	+C ₉ x X ₂₂	+C ₁₁ x X ₂₂	+C ₁₃ x X ₂₂	C ₁₅ x X ₂₂	+C ₁ x X ₂₂	+C ₃ x X ₂₂	+C ₅ x X ₂₂	+C ₇ x X ₂₂	-
29	+C ₈ x X ₂₃	+C ₁₀ x X ₂₃	+C ₁₂ x X ₂₃	+C ₁₄ x X ₂₃	+C ₀ x X ₂₃	+C ₂ x X ₂₃	+C ₄ x X ₂₃	+C ₆ x X ₂₃	Cell4 (Y ₂₃)
30	+C ₇ x X ₂₄	+C ₉ x X ₂₄	+C ₁₁ x X ₂₄	+C ₁₃ x X ₂₄	+C ₁₅ x X ₂₄	+C ₁ x X ₂₄	+C ₃ x X ₂₄	+C ₅ x X ₂₄	-
31	+C ₆ x X ₂₅	+C ₈ x X ₂₅	+C ₁₀ x X ₂₅	+C ₁₂ x X ₂₅	+C ₁₄ x X ₂₅	+C ₀ x X ₂₅	+C ₂ x X ₂₅	+C ₄ x X ₂₅	Cell5 (Y ₂₅)
32	+C ₅ x X ₂₆	+C ₇ x X ₂₆	+C ₉ x X ₂₆	+C ₁₁ x X ₂₆	+C ₁₃ x X ₂₆	+C ₁₅ x X ₂₆	+C ₁ x X ₂₆	+C ₃ x X ₂₆	-
33	+C ₄ x X ₂₇	+C ₆ x X ₂₇	+C ₈ x X ₂₇	+C ₁₀ x X ₂₇	+C ₁₂ x X ₂₇	+C ₁₄ x X ₂₇	+C ₀ x X ₂₇	+C ₂ x X ₂₇	Cell6 (Y ₂₇)
34	+C ₃ x X ₂₈	+C ₅ x X ₂₈	+C ₇ x X ₂₈	+C ₉ x X ₂₈	+C ₁₁ x X ₂₈	+C ₁₃ x X ₂₈	+C ₁₅ x X ₂₈	+C ₁ x X ₂₈	-
35	+C ₂ x X ₂₉	+C ₄ x X ₂₉	+C ₆ x X ₂₉	+C ₈ x X ₂₉	+C ₁₀ x X ₂₉	+C ₁₂ x X ₂₉	+C ₁₄ x X ₂₉	+C ₀ x X ₂₉	Cell7 (Y ₂₉)
36	+C ₁ x X ₃₀	+C ₃ x X ₃₀	+C ₅ x X ₃₀	+C ₇ x X ₃₀	+C ₉ x X ₃₀	+C ₁₁ x X ₃₀	+C ₁₃ x X ₃₀	C ₁₅ x X ₃₀	-
37	+C ₀ x X ₃₁	+C ₂ x X ₃₁	+C ₄ x X ₃₁	+C ₆ x X ₃₁	+C ₈ x X ₃₁	+C ₁₀ x X ₃₁	+C ₁₂ x X ₃₁	+C ₁₄ x X ₃₁	Cell8 (Y ₃₁)




FIGURE 7. HSP43891 16-TAP DECIMATE-BY-TWO FIR FILTER TIMING; 30MHz IN, 15MHz OUT

Absolute Maximum Ratings

Maximum Supply Voltage
Maximum Storage Temperature
ESD
Junction Temperature
PLCC
CPGA
Maximum Lead Temperature (Soldering 10s)
Operating Conditions
Voltage Range
Temperature Range

Thermal Information

Thermal Resistance (Typical, Note 1)	$\theta_{JA} (^{o}C/W)\theta_{J}$	C (oC/M)
MQFP Package	47	N/A
PLCC Package		N/A
CPGA Package	34.66	7.78
Typical Package Power Dissipation at 70°C		
MQFP Package		1.7W
PLCC Package		2.2W
CPGA Package		2.88W
Gate Count		17763
(PLCC MQFP Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Power Supply Current		ICCOP	V _{CC} = Max, CLK Frequency 20MHz (Notes 2, 4)		140	mA
Standby Power Supply Cu	rrent	ICCSB	V _{CC} = Max (Note 4)	-	500	μΑ
Input Leakage Current		lı lı	$V_{CC} = Max$, Input = 0V or V_{CC}	-10	10	μΑ
Output Leakage Current		Io	$V_{CC} = Max$, Input = 0V or V_{CC}	-10	10	μΑ
Logical One Input Voltage		VIH	V _{CC} = Max	2.0	-	V
Logical Zero Input Voltage		VIL	V _{CC} = Min		0.8	V
Logical One Output Voltage		VOH	I _{OH} = -400μA, V _{CC} = Min	2.6	-	V
Logical Zero Output Voltag	Logical Zero Output Voltage		$I_{OL} = 2mA, V_{CC} = Min$	-	0.4	V
Clock Input High		VIHC	V _{CC} = Max	3.0	-	V
Clock Input Low		VILC	V _{CC} = Min	-	0.8	V
Input Capacitance	PLCC	C _{IN}	CLK Frequency 1MHz	-	10	pF
	CPGA		All measurements referenced to GND, $T_A = 25^{\circ}C$ (Note 3)	-	15	pF
Output Capacitance	PLCC	C _{OUT}]	-	10	pF
	CPGA	1		-	15	pF

NOTES:

2. Operating supply current is proportional to frequency. Typical rating is 7mA/MHz.

3. Controlled via design or process parameters and not directly tested. Characterized upon initial design and after major process and/or design changes.

4. Output load per test load circuit and $C_L = 40 pF$.


PARAMETER	SYMBOL	TEST CONDITIONS	-20 (20MHz)		-25 (25.6MHz)		-30 (30MHz)		
			MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Clock Period	t _{CP}		50	-	39	-	33	-	ns
Clock Low	t _{CL}		20	-	16	-	13	-	ns
Clock High	^t CH		20	-	16	-	13	-	ns
Input Setup	t _{IS}		16	-	14	-	13	-	ns
Input Hold	tiH		0	-	0	-	0	-	ns
CLK to Coefficient Output Delay	tODC		-	24	-	20	-	18	ns
Output Enable Delay	tOED		-	20	-	15	-	15	ns
Output Disable Delay	tODD	Note 5	-	20	-	15	-	15	ns
CLK to SUM Output Delay	t _{ODS}		-	27	-	25	-	21	ns
Output Rise	t _{OR}	Note 5	-	6	-	6	-	6	ns
Output Fall	tOF	Note 5	-	6	-	6	-	6	ns

AC Electrical Specifications $V_{CC} = 5V, \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C$

NOTE:

5. Controlled by design or process parameters and not directly tested. Characterized upon initial design and after major process and/or design changes.


Test Load Circuit



NOTE: Switch S1 Open for ICCSB and ICCOP Tests.

intersil

Waveforms








FIGURE 10. SUM0-25, COUT0-8, OUTPUT DELAYS





FIGURE 12. OUTPUT ENABLE, DISABLE TIMING



NOTE: Input includes:DIN0-7, CIN0-7, DIENB, CIENB, ERASE, RE-SET, DCM0-1, ADR0-1, TCS, TCCI, SHADD

FIGURE 9. INPUT SETUP AND HOLD





FIGURE 11. RISE AND FALL TIMES



NOTE: AC Testing: Inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0". Input and output timing measurements are made at 1.5V for both a Logic "1" and "0". CLK is driven at 4.0V and 0V and measured at 2.0V.

FIGURE 13. AC TESTING INPUT, OUTPUT WAVEFORM

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029