

FEATURES

1 in<sup>2</sup>, 32-Pin Flatpack

**14-Bit Resolution** 

**On-Board Oscillator** 

**High Tracking Rate** 

Engine Controllers

Coordinate Conversion

Military Servo Control S

**Fire Control Systems** 

Avionic Systems

Missile System

APPLICATIONS

Radar/Sonar

2.6 Arc Minute Accuracy

Independent Reference Inputs

Independent Velocity Outputs

Gimbal/Gyro Control Systems

# 14-Bit, Dual Channel **Resolver-to-Digital Converter**

# AD2S34

conversion is performed by state-of-the-art monolithic integrated circuits manufactured in Analog Devices' proprietary BiMOS II process which combines the advantages of low power CMOS digital logic with bipolar linear circuits. The use of these ICs keeps the internal component count low and ensures high reliability.

The converter interfaces directly to 2 V rms output resolvers. A simple voltage divider circuit of resistors can be used to derive the 2 V rms from other standard resolver voltages.

An on-board oscillator provides a reference excitation for resolvers operating at either 400 Hz, 2.6 kHz or 4 kHz. Each channel has an independent reference input, allowing the user to compensate for any resolver phase shift between induced signals (sin, cos) and reference.

The converter output is via a tristate transparent latch allowing data to be read without interruption of converter operation. The SEL A and SEL B control lines select the channel and present igital position to the common data output pins. A DATA the t VALID flag is provided to assist with data transfer.

**CNC Machine Tools** GENERAL DESCRIPTION

Antenna Monitoring

The AD2S34 series are 14-bit dual channel ontinuous trackin resolver-to-digital converters. They have been designed specifically for applications where space and weight are at a premium Each 32-pin hybrid device contains two independent Type II servo loop tracking converters and a power oscillator suitable for exciting resolvers. The ratiometric conversion technique employed by the converters provides excellent noise immunity, repeatability and tolerance of long lead lengths. The core of each

vstems

e AD2S34 also features two velocity outputs, one for each T channel; these continuously generate analog signals proportional e rotational belocity of the resolver shafts. These signals can o th sed in place of velocity transducers in many applications be ation and velocity feedback data. provide loop stabili

25

25

MODELS AVAILABLE

The AD2S34 series is available in 2 accuracy grade 55 AD2S34TZ 14-Bits 2.6 arc mins C to + AD2S34SZ 14-Bits 4.0 arc mins -C to

FUNCTIONAL BLOCK DIAGRAM



#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577 Telex: 924491 Cable: ANALOG NORWOODMASS

# AD2S34 - SPECIFICATIONS (typical at +25°C unless otherwise specified)

	A	D2S34			
Parameter	Min	Тур	Max	Units	Comments
PERFORMANCE					
Accuracy <sup>1</sup>					
AD2S34TZ			±2.6	arc min	-55°C to +125°C
AD2S34SZ			±4.0	arc min	-55°C to +125°C
Max Tracking Rate					
AD2S34xZ10	20			revs/s	
AD2S34xZ40	48			revs/s	
AD2S34xZ60	20			revs/s	
Resolution	20		14	Bits	Output Coding Parallel
ACCOUNTED IN THE REAL PROPERTY OF THE REAL PROPERTY	(1 LSB =	= 1.3 arc	min)		Natural Binary
Reneatability	(1 202	ino are	1	LSB	
Signal/Deference Erequency			•	200	
AD2524.710	260	400	440	LL-2	
AD2634X210	300	400	2960		
AD2834xZ40	2340	2000	2860	HIZ IV-	
AD2S34xZ60	3600	4000	4400	HZ	
Tracking Bandwidth					
AD2834xZ10	90			Hz	
A#22\$34xZ40	370			Hz	
AD2S34xZ60	650			Hz	
STENAL INPUTS SIN CON					
Signal Valage	1.8	20	2.2	Vrms	
Allowhia Phase Shift	1.7	2.0	2.2	v 1115	
(Signal on Reference)	111		+ 14	Deersee	
(Signal to Reference)	1, 1		1-19	Degrees	
Input Impedance	1			IVILL	
REFERENCE INPUTS (REF A, REF B)					
Reference Voltage	1.8	2.0	2.2	V rms	
Tolerance	1.4	/ /	8.0	V peak	
Input Impedance	1	L		MA	
ACCELEDATION CONSTANT				$H \leq -$	+ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$
AD2024-710	63000				
AD2534X210	55000			sec -2	
AD2S34xZ40	695000			sec 2	
AD2S34xZ60	2164000			sec <sup>-2</sup>	
STEP RESPONSE					
Large Step <sup>1</sup>	1				
AD2S34xZ10		60	72	ms	179° to 1 LSB
AD2S34x740		30	36	ms	of Error
AD2S34xZ60		22.5	30	ms	
POWER LINES (No Load on REF OUT)		10			
$+V_{s} = +15 V dc^{2}$		40	55	mA	
$-V_s = -15 V dc^2$		30	45	mA	
$+V_L = +5 V dc^4$		1	5	mA	Quiescent Condition
Power Dissipation <sup>1</sup>		1.06	1.53	W	Quiescent Condition
DIGITAL INPUTS (SEL A, SEL B)				· · · · · · · · · · · · · · · · · · ·	
V.,			0.8	V dc	
V	20		0.0	V dc	
I III	2.0		+100	A	V = 0 V
AIL.			+100		$V_{\rm HL} = 0$ V
*IH				μη	VIH - J V
DIGITAL OUTPUTS (DB1-DB14, DATA VALID)					
Vol			0.4	V dc	$I_{OL} = 1.2 \text{ mA}$
Voul	2.4			V dc	$I_{OH} = 100 \mu A$
·OH				1 .	
Tristate Leakage Current <sup>1</sup>			$\pm 100$	μΑ	

		AD2S34			[
Parameter	Min	Тур	Max	Units	Comments
VELOCITY OUTPUTS (VEL A, VEL B)					
Voltage <sup>1</sup>	±7.5			V dc	At Max Tracking Rate
Linearity <sup>1</sup>					
AD2S34xZ10			$\pm 1$	% of Output	
AD2S34xZ40			±3	% of Output	
AD2S34xZ60			$\pm 1$	% of Output	
Reversion Error <sup>1</sup>			±3	%	
DC Zero Offset $(\hat{a}^2 + 25^{\circ}C)$					
AD2S34x710		22	55	mV	
AD2S34x740		9	23	mV	
AD2S34x760		22	55	mV	
DC Zero Offset Temperature Coefficient		22	20		
AD2S34y710			-100	uV/°C	
AD2\$34x740			-47	uV/°C	
AD2\$34x760			-100	uV/°C	
And Sching Accuracy			+10	% of FSD	
Noise and Binnle and SB Rate			7	mV	
Dunamic Rinole (Peak)			15	% of Mean Output	
Dynamic Kipple (reak)			1.5	70 OI Micall Output	
REFERENCE OUTPUT (REF OUT)					
AD \$34.710	360	400	440	H <sub>7</sub>	
AD29342740	22:00	2600	2860	H <sub>7</sub>	
AD2524+740	3600	2000	4400	112	
Voltagal	5 5	6.0	4400	V mag 50 mA	Min 120 O Load
voltage	5.5	P.0/	0.5	TINS (co 10 IIIA	Will 120 12 Load
DATA TRANSFER (See Figure 3)			/		
Time to Data Stable (After Negative					
Edge of SEL A or SEL B)	$\sim$	~   L	1000	ns	
Time to Data in High Impedance State					
(After Positive Edge of SEL A or			$ \sim $		
SEL B)			50	115	
Time to DATA VALID High (After					
Negative Edge of SEL A or SEL B)	1050			ns	
Time to DATA VALID Low (After					
Positive Edge of SEL A or SEL B)	40			ns	to
DIMENSIONS	1.00	× 1 00 × 0	155	inch	See Package
Distriction	25	4 × 25 4 ×	3.9	mm	Information
WENGUT			0.254		
WEIGHT			0.254	0Z grams	
THERMAN REGISTRANOP?			1.4	Dimitto	
THERMAL RESISTANCE			35	00.00	
$\theta_{JC}$ worst Case Component			35	°C/W	
$\theta_{CA}$			31	°C/W	

NOTES

<sup>1</sup>Specified over temperature range, -55°C to +125°C, and for: (a) 10% signal and reference amplitude variation; (b) 10% signal and reference harmonic distortion; (c) 5% power supply variation; (d) 10% variation in reference frequency.

<sup>2</sup>To ensure that the junction temperature of the hottest component within the hybrid does not exceed the rated maximum of 150°C, the case temperature must not exceed 130°C.

Boldface type indicates parameters which are 100% tested at nominal values of power supplies, input signal voltages, and operating frequency. All other parameters are guaranteed by design, not tested.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

+V <sub>s</sub> to GND
$-V_s$ to GND
$+V_L$ to GND0 to $+7.0$ V dc
Any Logic Input to GND (max)+7.0 V dc
Any Logic Input to GND (min)
SIN, COS to SIGNAL GND ±12 V dc
REF A, REF B to SIGNAL GND ±12 V dc
Storage Temperature Range65°C to +150°C
Operating Temperature Range55°C to +125°C

#### CAUTION

- 1. Absolute maximum ratings are the limits beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+V_s$  and -Vs pins.

#### 15 ORDERING INFORMATION 16 When ordering, the converter past numbers should be suffixed 17 by a two letter code defining the accuracy grade, and a two digit 18 numeric code defining the signal/reference frequency and volt-19 20 age. All the standard options and their option codes are shown 21 below. For options not shown, please contact Analog Devices, 22 AD2S34 Z x - High-Reliabili (Optional) 24 0 Signal 2 V Reference 2 V Resolve 2 Base Part 26 Number y = 1 400 Hz Reference Frequency



Power Supply Voltage $(+V_s \text{ to GND})$ + 1	$15 \text{ V dc} \pm 5\%$
Power Supply Voltage (-Vs to GND) 1	$5 \text{ V dc} \pm 5\%$
Power Supply Voltage VL	$5 \text{ V dc} \pm 5\%$
Analog Input Voltage (SIN, COS to	
SIGNAL GND) 2	V rms ±10%
Analog Input Voltage (REF A, REF B to	
SIGNAL GND) 1.0 V t	o 8.0 V Peak
at the Distance	+ 1004

Signal and Reference Harmonic Distortion ..... ±10% Phase Shift Between Signal and Reference .... ±10 Degrees Ambient Operating Temperature Range . . . . - 55°C to +125°C

#### PIN FUNCTION DESCRIPTION



DB. \_\_\_\_11

DB. 12

D8, === 13

DB, C 14

SEL A 15

SEL 8 \_\_\_\_ 16

All components are 100% tested at -55°C, +25°C and +125°C. Devices processed to high reliability screening standards (Suffix B) receive further levels of testing and screening to ensure high levels of reliability.

AD2S34 Terminal Connections

#### ESD SENSITIVITY

The AD2S34 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (human body model) and fast, low energy pulses (charged device model).

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



22 GND

20 +V

19 REF 8 18 REF A

17 DATA VALID

#### PRINCIPLES OF OPERATION

The AD2S34 series operate on a Type 2 tracking closed-loop principle. The output digital word continually tracks the position of the resolver shaft without the need for external convert commands and wait states. As the transducer moves through a position equivalent to the least significant bit weighting, the output digital word is updated by one LSB.

Each channel is identical in operation, sharing power supply and digital position output pins.

Both channels operate continuously and independently of each other. The shared digital output from either channel is available as selected by switching the channel select inputs.

To illustrate the conversion process, the resolver format input signals are represented by:



#### $K E_0 \sin \omega t \sin (\theta - \phi)$

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed-loop system which seeks to null sin  $(\theta - \phi)$ . When this is accomplished, the word state of the updown counter,  $\phi$ , equals, to within the rated accuracy of the converter, the resolver shaft angle,  $\theta$ .

#### CONNECTING THE CONVERTER

The power supply voltages connected to +Vs and -Vs pins should be +15 V dc and -15 V dc, respectively, and must not be reversed. The voltage applied to V<sub>1</sub>, should be +5 V nominally. It is suggested that a parallel combination of a 100 nF (ceramic) and a 6.8 µF (tantalum) capacitor be placed from each of the three supply pins to GND.

The pin marked GND is connected electrically to the case and should be taken to the zero volt potential in the system.

The digital output is taken from Pins 1-14. Pin 1 is the MSB, Pin 12 the LSB. Please see terminal connections diagram.

The internal oscillator output (REF OUT) should be connected to each resolver and via an optional phase shift compensation circuit to the reference inputs (REF A & REF B). See Figure 1 for suitable phase compensation circuits.

The signals applied to REF A and REF B should be ac coupled as shown in Figure 1. This ac coupling can be included in the optional phase compensation circuit.

NOTE: For the 400 Hz option (AD2S34xZ10), in addition to the phase shift compensation referred to above, an extra 3.8 degrees of phase lead should be included to compensate for the internal phase shift within the hybrid. For higher frequency options this extra lead is not necessary as the internal phase shift not affect the stated accuracy. does

The signals are connected to sin and cos according to the following convention:

ERLO-RHI SIN

nected at the SIGNAL GND pin of the converter to minimize

the coupling between the sine and cosine signals For the same

ERLO-RHI Sin wt sin

wires from each resolver should

wi cos ()

con

cosine and

reason it is also recommended that the resolvers are connected using individual twisted pair cables with the sine, reference signals twisted separately. C = 105 See Figure 1 for the recommended connection circuit. OPTIONAL PHASE LEA OR LAG CIRCUIT 1006 17 DATA VALID SEL Ø 18 REF A SEL A OPTIONAL PHASE LE PHASE L OR LAG CIRCUIT 19 REF B DB. 20 +V. DB. 21 +Vs DB. 22 GND DB, 23 -Vs DB., 24 N/C DB, 25 REFOUT DS. 26 SIN A DB. 27 COS A DB, 28 SIN B DB 29 COS 8 DB. 30 SIGNAL GND RESOLVER DB. 31 VEL A DB. PHASE LEAD = ARC TAN PHASE LAG = ARC TAN 2 HRC 180 32 VEL B D8 OPTIONAL PHASE SHIFT CIRCUITS

#### Figure 1. Connecting the 2S34 to Resolvers

The two sig

41 ground

REV. A

-5-

#### SCALING FOR NONSTANDARD SIGNALS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate nonstandard input signal and reference voltages which are outside the nominal  $\pm 10\%$  limits of the converter. Using this technique, it is possible to use a standard converter with a "personality card" in systems where a wide range of input and reference voltages are encountered.

NOTE: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling. It is critical that the value of the resistors on the sine signals be precisely matched to the cosine signals. In general, a 0.1% mismatch between resistor values will contribute an additional 1.7 arc minutes of error to the conversion. In addition, imbalances in resistor values can greatly reduce the common-mode rejection ratio of the signal inputs.









Figure 2b. Timing Diagram for Alternate Reading of Each Channel

Data becomes valid 1  $\mu$ s after the negative edge of SEL A or SEL B. Timing information is shown in Figure 2.

#### DATA VALID

The  $\overline{DATA}$   $\overline{VALID}$  output is a logic output which switches low 1  $\mu$ s after the negative edge of either channel select indicating that the output latches have valid data for transfer.

#### **REFERENCE OUTPUT REF OUT**

The reference output provides a 6 V rms reference signal of 400 Hz, 2.6 kHz or 4.0 kHz frequency which can be used to excite the two resolvers and also to be used as the reference to the converter.

#### CAUSES OF ERROR

#### **Differential Phase Shift**

Phase shift between the sine and the cosine signals from the resolver is known as differential phase shift and can cause static error. Some differential phase shift will be present on all resolvers being a transducer characteristic. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are routed differently. For instance, different cable lengths or different capacitive loads could cause differential phase shift.

The additional error caused by differential phase shift on the input signals approximates to

Error = 
$$0.53 \times a \times b$$
 arc minutes

here 
$$a =$$
 differential phase shift in degrees and  $b =$  signal to

with a small ror can be minimized by sing a resc sidual voltage, ensuring that the sine and cosine signals re identically and removing the reference phase handled see In "CONNECTING THE CONVERTER" By taking section the extra error can be made insignificant these precautions **Resolver Phase Shift** Under static operating conditions phase shift between the refer-

ence and the signal lines alone will not theoretically affect the converter's stated accuracy. However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

$$\frac{Shaft Speed (rps) \times Phase Shift (degrees)}{Reference Frequency}$$

This effect can be eliminated by placing a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE CONVERTER").

NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

#### VELOCITY OUTPUT VEL A, VEL B

-6-

The signals on these pins are analogue voltages proportional to the rate of change of the respective input angle. These signals are available regardless of the state of the channel selects  $\overline{\text{SEL B}}$ .

A better quality of velocity signal will be achieved if the following points are considered.

- Protection. For loads greater than 5 pF or 10 kΩ the velocity signal should be buffered before use.
- Ripple and noise. Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:

Option xZ60

 $K_A = 2164000 \text{ sec}^{-2}$ 

 $T_1 = 0.0011 \text{ sec}$  $T_2 = 0.00017 \text{ sec}$ 

The resolvers are connected to the converter using separate screened twisted pair cable of equal lengths for the sine, cosine and reference signals.

Care is taken to reduce the external noise wherever possible.

A resolver with low residual voltage is chosen, i.e., one with small quadrature signals.

Feedthrough of the reference frequency can be removed by a filter on the velocity signal. Care must to be taken when setting the filter not to impede speed loop bandwidth.

Reference to signal phase shift should be minimized to reduce quadrature effects and larger ripple.

If the above precautions are taken, a very good noise and ripple



Where:

Option xZ10

 $\dot{K}_A = 53000 \text{ sec}^{-2}$  $T_1 = 0.0062 \text{ sec}$ 

 $T_2 = 0.00079$  sec

睱

PLOT D Option xZ40

 $K_A = 695000 \text{ sec}^{-2}$ 

The gain and phase diagrams are shown in Figures 4 through 9.

 $T_1 = 0.0019 \text{ sec}$  $T_2 = 0.0003 \text{ sec}$ 

#### ACCELERATION ERROR

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration.

This additional error can be defined using the acceleration constant  $K_A$  of the converter.

$$K_A = \frac{Input \ Acceleration}{Error \ in \ Output \ Angle}$$

The numerator and denominator must have consistent angular units. For example, if  $K_A$  is in sec<sup>-2</sup>, then the input acceleration may be specified in degrees/sec<sup>2</sup> and the error in output angle in degrees. Alternatively, the angular unit of measure may be in radians, minutes of arc, LSBs, etc.

 $K_A$  does not define maximum acceleration, only the error due to acceleration. The maximum acceleration for which the AD2S34 will not lose track is of the order of 5° ×  $K_A$  = 265000 °/sec<sup>2</sup> or about 730 revolutions/sec<sup>2</sup> for the 400 Hz option.



#### **OTHER PRODUCTS**

The AD2S44 is a low cost dual channel synchro or resolver converter with independent reference inputs and a built in test feature. The AD2S44 contains all the necessary front end electronics to interface directly to popular synchro and resolver options.

The AD2S80A/AD2S81A/AD2S82A are monolithic resolver-todigital converters. The AD2S80A/AD2S82A offer selectable 10–16 bits of resolution. The AD2S81A has 12-bit resolution. All devices have user selectable dynamics. The AD2S80A is available in 40-pin DIP, 44-pin LCC and is qualified to MIL-STD-883B, Rev C. The 2S82A is available in a 44-pin PLCC, and the AD2S81A in a 28-pin DIP.

The AD2S46 is a highly integrated hybrid resolver/synchro-todigital converter packaged in a 28-pin DIP. The part offers the user 1.3 arc minutes of accuracy over the full military temperature range.

The 1740/41/42 are hybrid resolver/synchro-to-digital converters which incorporate pico transformer isolated input signal conditioning.

**OUTLINE DIMENSIONS** Dimensions shown in inches and (mm). EQUA 1.000 NTRES 0.12 0.050 -0.025 (0.635) 1.36 ± 0.010 (34.544 ± 0.254) ± 0.010 ± 0.254) 0.030 MIN FLAT (0.760) TYP 4.572 ÷ 0.155 (3.937) (MAX WITH LID) 0.010 ± 0.002 0.080 (2.032 MIN FLAT (0.254 0.05

#### RELIABILITY

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

Figure 10 shows the MTBF in years vs. case temperature for Naval Sheltered and Airborne Uninhabited Attack conditions calculated in accordance with MIL-HDBK-217E.



Figure 10. AD2S34 MTBF vs. Temperature

C1417-24-8/90