

April 2000 Revised April 2000

74LVTH652 Low Voltage Octal Transceiver/Register with 3-STATE Outputs

General Description

The LVTH652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function. (See Functional Description).

The LVTH652 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

This octal transceiver/register is designed for low-voltage $(3.3V) V_{CC}$ applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH652 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features


- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 652
- Latch-up performance exceeds 500 mA


Ordering Code:

Order Number	Package Number	Package Description
74LVTH652WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH652MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols





© 2000 Fairchild Semiconductor Corporation

DS012018

www.fairchildsemi.com

Pin Descriptions

Connection Diagram

Pin Names	Description
A_0-A_7	Data Register A Inputs/
	3-STATE Outputs
B ₀ -B ₇	Data Register B Inputs/
	3-STATE Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Select Inputs
OEAB, OEBA	Output Enable Inputs



Truth Table


(Note 1)

		Inpu	ts			Inputs/	Outputs	0
OEAB	OEBA	СРАВ	СРВА	SAB	SBA	A ₀ thru A ₇	B ₀ thru B ₇	Operating Mode
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\	\	Х	Х			Store A and B Data
Χ	Н	\	H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н	\	\	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	\	Х	Х	Not Specified	Input	Hold A, Store B
L	L	\	\	Х	Х	Output	Input	Store B in Both Registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	X	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х	1		Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial \(\sigma = LOW \) to HIGH Clock Transition

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Logic Diagram



TO 7 OTHER CHANNELS

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com


Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples below demonstrate the four fundamental bus-management functions that can be performed with the LVTH652.

Data on the A or B data bus, or both can be stored in the internal D-type flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 3)	V	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA	
Io	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA	
		128	V _O > V _{CC} Output at LOW State	ША	
I _{CC}	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH Level Output Current		-32	mA
I _{OL}	LOW Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: I_O Absolute Maximum Rating must be observed.

	Parameter		V _{CC}	T _A =-40°C	to +85°C		
Symbol			(V)	Min	Max	Units	Conditions
√ _{IK}	Input Clamp Diode Voltage	2.7		-1.2	V	I _I = -18 mA	
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_O \le 0.1V$ or
/ _{IL}	Input LOW Voltage		2.7-3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$
/он	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2		V	$I_{OH} = -100 \mu A$
		-	2.7	2.4		V	$I_{OH} = -8 \text{ mA}$
		•	3.0	2.0		V	$I_{OH} = -32 \text{ mA}$
OL.	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA
			2.7		0.5	V	I _{OL} = 24 mA
			3.0		0.4	٧	I _{OL} = 16 mA
			3.0		0.5	V	I _{OL} = 32 mA
					0.55	V	I _{OL} = 64 mA
I(HOLD)	Bushold Input Minimum Drive		3.0	75		μΑ	$V_1 = 0.8V$
				-75		μΑ	V _I = 2.0V
(OD)	Bushold Input Over-Drive		3.0	500		μΑ	(Note 4)
	Current to Change State			-500		μΑ	(Note 5)
	Input Current		3.6		10	μΑ	$V_1 = 5.5V$
		Control Pins	3.6		±1	μΑ	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		- 5	μΑ	$V_I = 0V$
					1	μΑ	$V_I = V_{CC}$
OFF	Power OFF Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
PU/PD	Power Up/Down 3-STATE		0–1.5V		±100	μА	$V_0 = 0.5V \text{ to } 3.0V$
	Output Current				_100	μ.	$V_I = GND \text{ or } V_{CC}$
OZL	3-STATE Output Leakage Curre		3.6		- 5	μΑ	$V_0 = 0.0V$
OZH	3-STATE Output Leakage Curre		3.6		5	μΑ	V _O = 3.6V
OZH ⁺	3-STATE Output Leakage Current		3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$
ССН	Power Supply Current		3.6		0.19	mA	Outputs HIGH
CCL	Power Supply Current		3.6		5	mA	A or B Port Outputs LOW
CCZ	Power Supply Current		3.6		0.19	mA	Outputs Disabled
ccz+	Power Supply Current		3.6		0.19	mA	V _{CC} ≤ V _O ≤ 5.5V Outputs Disabled
VI _{CC}	Increase in Power Supply Curre	nt	3.6		0.2	mA	One Input at V _{CC} – 0.6V

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Dynamic Switching Characteristics (Note 7)

(Note 6)

Symbol	Parameter	V _{cc}	7 _{CC} T _A = 25°C			Units	Conditions	
Syllibol		(V)	Min	Тур	Max	Units	$C_L = 50$ pF, $R_L = 500\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 8)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 8)	

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

Other Inputs at $V_{\mbox{\footnotesize CC}}$ or GND

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Note 7: Characterized in SOIC package. Guaranteed parameter, but not tested.

AC Electrical Characteristics


			Units				
Symbol	Parameter						
Syllibol	Parameter	$V_{CC}=3.$	3V ± 0.3V	$V_{CC} = 2.7V$		Units	
		Min	Max	Min	Max	İ	
f _{MAX}	Maximum Clock Frequency	150		150		MHz	
t _{PLH}	Propagation Delay Data to Output	1.8	5.6	1.8	6.2	20	
t _{PHL}	Clock to A or B	1.8	4.8	1.8	5.6	ns	
t _{PLH}	Propagation Delay Data to Output	1.3	4.5	1.3	4.9	ns	
t _{PHL}	Data to A or B	1.3	4.6	1.3	5.2	115	
t _{PLH}	Propagation Delay Data to Output		5.5	1.5	6.4	ns	
t _{PHL}	SBA or SAB to A or B	1.5	5.4	1.5	6.1	115	
t _{PZH}	Output Enable Time	1.1	5.2	1.1	6.5		
t_{PZL}	OE to A	1.1	5.6	1.1	6.6	ns	
t _{PHZ}	Output Disable Time	2.0	5.5	2.0	6.1		
t_{PLZ}	OE to A	2.0	5.5	2.0	5.9	ns	
t _{PZH}	Output Enable Time	1.3	4.9	1.3	5.7		
t _{PZL}	OE to B	1.3	5.3	1.3	5.8	ns	
t _{PHZ}	Output Disable Time	1.5	5.6	1.5	6.7	no	
t _{PLZ}	OE to B	1.5	5.6	1.5	6.3	ns	
t _W	Pulse Duration Clock HIGH or LOW	3.3		3.3		ns	
t _S	Setup Time Data HIGH before CP	1.2		1.5		no	
	Data LOW before CP	1.6		2.2		ns	
t _H	Hold Time Data HIGH or LOW after CP	0.8		0.8		ns	
toshl	Output to Output Skew		1.0		1.0	no	
toslh	(Note 9)		1.0		1.0	ns	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_O = 0V$ or V_{CC}	8	pF

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



24-Lead Molded Small Outline Package, TSSOP JEDEC Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com