

January 2000 Revised October 2001

# 74LVT16646 • 74LVTH16646 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs

### **General Description**

The LVT16646 and LVTH16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition (see Functional Description).

The LVTH16646 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These transceivers are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16646 and LVTH16646 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

#### **Features**

- Input and output interface capability to systems at 5V V<sub>CC</sub>
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16646)
- Also available without bushold feature (74LVT16646)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Latch-up conforms to JEDEC JED78
- ESD performance:


Human-body model > 2000V Machine model > 200V Charged-device model > 1000V

### **Ordering Code:**

Order Number	Package Number	Package Description
74LVT16646MEA (Preliminary)	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16646MTD (Preliminary)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16646MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16646MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

#### **Logic Symbol**




© 2001 Fairchild Semiconductor Corporation

DS012023

www.fairchildsemi.com

# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description
A <sub>0</sub> -A <sub>15</sub>	Data Register A Inputs/3-STATE Outputs
B <sub>0</sub> -B <sub>15</sub>	Data Register B Inputs/3-STATE Outputs
CPAB <sub>n</sub> , CPBA <sub>n</sub>	Clock Pulse Inputs
SAB <sub>n</sub> , SBA <sub>n</sub>	Select Inputs
$\overline{OE}_1$ , $\overline{OE}_2$	Output Enable Inputs
DIR <sub>n</sub>	Direction Control Inputs

### **Truth Table**

(Note 1)

Inputs						Data	a I/O	Outmut Operation Made
OE <sub>1</sub>	DIR <sub>1</sub>	CPAB <sub>1</sub>	CPBA <sub>1</sub>	SAB <sub>1</sub>	SBA <sub>1</sub>	A <sub>0-7</sub>	B <sub>0-7</sub>	Output Operation Mode
Н	Х	H or L	H or L	Х	Х			Isolation
Н	X	~	Χ	X	Χ	Input	Input	Clock A <sub>n</sub> Data into A Register
Н	Χ	X	~	Χ	Χ			Clock B <sub>n</sub> Data Into B Register
L	Н	Х	Х	L	Х			A <sub>n</sub> to B <sub>n</sub> —Real Time (Transparent Mode)
L	Н	~	Χ	L	Χ	Input	Output	Clock A <sub>n</sub> Data to A Register
L	Н	H or L	X	Н	X			A Register to B <sub>n</sub> (Stored Mode)
L	Н	~	X	Н	X			Clock A <sub>n</sub> Data into A Register and Output to B <sub>n</sub>
L	L	Х	Х	Х	L			B <sub>n</sub> to A <sub>n</sub> —Real Time (Transparent Mode)
L	L	Χ	~	X	L	Output	Input	Clock B <sub>n</sub> Data into B Register
L	L	X	H or L	X	Н			B Register to A <sub>n</sub> (Stored Mode)
L	L	X	~	Χ	Н			Clock B <sub>n</sub> into B Register and Output to A <sub>n</sub>

H = HIGH Voltage Level
X = Immaterial
L = LOW Voltage Level


Note 1: The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.


\_ = LOW-to-HIGH Transition.


# **Functional Description**

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB<sub>n</sub>, SBA<sub>n</sub>) controls can multiplex stored and real-time. The examples shown below demonstrate the four fundamental bus-management functions that can be performed.


The direction control (DIRn) determines which bus will receive data when  $\overline{OE}_n$  is LOW. In the isolation mode ( $\overline{OE}_n$  HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.









OE DIR CPAB CPBA SAB SBA
L L X HorL X H
L H HorL X H X



OE DIR CPAB CPBA SAB SBA



OE DIR CPAB CPBA SAB SBA Н L Х L L Χ Χ L Н Χ Χ Χ Χ Н Χ Χ



www.fairchildsemi.com

Symbol	Parameter	Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V	
V <sub>I</sub>	DC Input Voltage	-0.5 to +7.0		V	
V <sub>O</sub>	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 3)	V	
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA	
Io	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	mA	
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	IIIA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA	
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA	
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>OH</sub>	HIGH-Level Output Current		-32	mA
I <sub>OL</sub>	LOW-Level Output Current		64	11171
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

# **DC Electrical Characteristics**

Symbol	Parameter		V <sub>CC</sub>	T <sub>A</sub> = -40°0	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions	
Syllibol			(V)	Min	Max	Units	Conditions	
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA	
V <sub>IH</sub>	Input HIGH Voltage		2.7-3.6	2.0		V	V <sub>O</sub> ≤ 0.1V or	
V <sub>IL</sub>	Input LOW Voltage	2.7-3.6		8.0	v	$V_O \ge V_{CC} - 0.1V$		
V <sub>OH</sub>	Output HIGH Voltage		2.7-3.6	V <sub>CC</sub> - 0.2		V	$I_{OH} = -100 \mu\text{A}$	
			2.7	2.4		V	I <sub>OH</sub> = -8 mA	
		3.0	2.0		V	I <sub>OH</sub> = -32 mA		
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2	V	I <sub>OL</sub> = 100 μA	
			2.7		0.5	V	I <sub>OL</sub> = 24 mA	
			3.0		0.4	V	I <sub>OL</sub> = 16 mA	
			3.0		0.5	V	I <sub>OL</sub> = 32 mA	
			3.0		0.55	V	I <sub>OL</sub> = 64 mA	
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75		μΑ	V <sub>I</sub> = 0.8V	
(Note 4)			3.0	-75		μΑ	V <sub>I</sub> = 2.0V	
I <sub>I(OD)</sub>	Bushold Input Over-Drive Current to Change State		3.0	500		μΑ	(Note 5)	
(Note 4)			3.0	-500		μΑ	(Note 6)	
I <sub>I</sub>	Input Current		3.6		10	μΑ	V <sub>I</sub> = 5.5V	
		Control Pins	3.6		±1	μΑ	V <sub>I</sub> = 0V or V <sub>CC</sub>	
		Data Pins	3.6		-5	μΑ	$V_I = 0V$	
		Data Filis	3.0		1	μΑ	$V_I = V_{CC}$	
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$	
I <sub>PU/PD</sub>	Power Up/Down 3-STATE		0-1.5V		±100	μА	V <sub>O</sub> = 0.5V to 3.0V	
	Output Current		0-1.50		1100	μΛ	$V_I = GND \text{ or } V_{CC}$	
I <sub>OZL</sub> (Note 4)	3-STATE Output Leakage Curr	ent	3.6		-5	μΑ	V <sub>O</sub> = 0.0V	
I <sub>OZL</sub>	3-STATE Output Leakage Curr	ent	3.6		-5	μΑ	$V_0 = 0.5V$	
I <sub>OZH</sub> (Note 4)	3-STATE Output Leakage Curr	ent	3.6		5	μΑ	V <sub>O</sub> = 3.6V	
I <sub>OZH</sub>	3-STATE Output Leakage Curr	ent	3.6		5	μΑ	V <sub>O</sub> = 3.0V	
I <sub>OZH</sub> +	3-STATE Output Leakage Curr	ent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$	
I <sub>CCH</sub>	Power Supply Current		3.6		0.19	mA	Outputs HIGH	
I <sub>CCL</sub>	Power Supply Current		3.6		5	mA	Outputs LOW	
I <sub>CCZ</sub>	Power Supply Current		3.6		0.19	mA	Outputs Disabled	
I <sub>CCZ</sub> +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5 \text{V,Outputs Disabled}$	
Δl <sub>CC</sub>	Increase in Power Supply Curr (Note 7)		3.6		0.2	mA	One Input at V <sub>CC</sub> – 0.6V Other Inputs at V <sub>CC</sub> or GND	

Note 4: Applies to bushold version only (74LVTH16646)

# **Dynamic Switching Characteristics** (Note 8)

Symbol	Parameter	V <sub>cc</sub>		$T_A = 25^{\circ}C$		Units	Conditions	
Зуньы	Faiametei	(V)	Min	Тур	Max	Units	$\mbox{C}_{\mbox{\scriptsize L}}=\mbox{50}\mbox{ pF, R}_{\mbox{\scriptsize L}}=\mbox{500}\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 9)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

# **AC Electrical Characteristics**


Symbol		Parameter			$R_L = 500\Omega$	= 2.7V	Units
		Min	.3 ± 0.3V Max	Min	Max	1	
f <sub>MAX</sub>	Maximum Clock F	150		150		MHz	
t <sub>PLH</sub>	Propagation Dela	у	1.3	5.4	1.3	5.9	
t <sub>PHL</sub>	CPAB or CPBA to	1.3	5.2	1.3	5.8	ns	
t <sub>PLH</sub>	Propagation Dela	у	1.0	4.4	1.0	4.7	ns
t <sub>PHL</sub>	Data to A or B		1.0	4.6	1.0	5.1	ns
t <sub>PLH</sub>	Propagation Dela	1.0	4.6	1.0	5.4		
t <sub>PHL</sub>	SBA or SAB to A	or B	1.0	4.8	1.0	5.6	ns
t <sub>PZH</sub>	Output Enable Tir	1.0	4.7	1.0	5.4		
t <sub>PZL</sub>	OE to A or B	1.0	5.1	1.0	6.0	ns	
t <sub>PHZ</sub>	Output Disable Ti	2.0	5.6	2.0	6.1	ns	
$t_{PLZ}$	OE to A or B		2.0	5.4	2.0	6.1	115
t <sub>PZH</sub>	Output Enable Tir	ne	1.0	4.9	1.0	5.4	
$t_{PZL}$	DIR to A or B		1.0	5.4	1.0	6.4	ns
t <sub>PHZ</sub>	Output Disable Ti	me	1.5	6.4	1.5	7.1	ns
$t_{PLZ}$	DIR to A or B		1.5	5.4	1.5	5.9	115
t <sub>W</sub>	Pulse Duration	CPAB or CPBA HIGH or LOW	3.3		3.3		ns
t <sub>S</sub>	Setup Time	A or B before CPAB or CPBA, Data HIGH	1.2		1.5		
		A or B before CPAB or CPBA, Data LOW	2.0		2.8		ns
t <sub>H</sub>	Hold Time	A or B after CPAB or CPBA, Data HIGH	0.5		0.0		ns
		A or B after CPAB or CPBA, Data LOW	0.5		0.5		1115
toshl	Output to Output	Skew (Note 10)		1.0		1.0	ns
t <sub>OSLH</sub>				1.0		1.0	ns


Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# Capacitance (Note 11)

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.0V$ , $V_O = 0V$ or $V_{CC}$	8	pF

Note 11: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

9

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com