Outputs

r4LVTH162374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs and 25 Ω

Series Resistors in the

FAIRCHILD

SEMICONDUCTOR TM

74LVTH162374

Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs and 25Ω Series Resistors in the Outputs

General Description

The LVTH162374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (\overline{OE}) are common to each byte and can be shorted together for full 16-bit operation.

The LVTH162374 is designed with equivalent 25Ω series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH162374 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These flip-flops are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH162374 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Power Down high impedance provides glitch-free bus loading
- Outputs include equivalent series resistance of 25Ω to make external termination resistors unnecessary and reduce overshoot and undershoot
- Functionally compatible with the 74 series 16374
- Latch-up performance exceeds 500 mA
- ESD performance:
 Human-body model > 2000V
 Machine model > 200V
 - Charged-device model > 1000V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Ordering Code:

| Order Number | Package Number | Package Description |
|----------------------------|-------------------------|---|
| 74LVTH162374GX (Note 1) | BGA54A (Preliminary) | 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL] |
| 74LVTH162374MEA | MS48A | 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TUBES] |
| 74LVTH162374MEX | MS48A | 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL] |
| 74LVTH162374MTD | MTD48 | 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES] |
| 74LVTH162374MTX | MTD48 | 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL] |

Note 1: BGA package available in Tape and Reel only.

© 2005 Fairchild Semiconductor Corporation DS500355

74LVTH162374



Connection Diagrams

Logic Symbol

Pin Assignments for SSOP and TSSOP

| 1 | 1 | | | |
|-------------------|----|----------|---|--------------------|
| ŌĒ1 | 1 | <u>د</u> | 8 | — СР ₁ |
| °° — | 2 | 4 | 7 | — I ₀ |
| 0 ₁ — | 3 | 4 | 6 | — I ₁ |
| GND — | 4 | 4: | 5 | - GND |
| 0 ₂ — | 5 | 4 | 4 | - 1 ₂ |
| 03 — | 6 | 4 | 3 | - I ₃ |
| v _{cc} — | 7 | 4 | 2 | — v _{cc} |
| 04 — | 8 | 4 | 1 | — I ₄ |
| 0 ₅ — | 9 | 4 | 0 | — I ₅ |
| gnd — | 10 | 3 | 9 | — GND |
| 0 ₆ — | 11 | 3 | 8 | — 1 ₆ |
| °7 — | 12 | 3 | 7 | - 1 ₇ |
| °8 — | 13 | 3 | 6 | — I ₈ |
| 0 ₉ — | 14 | 3 | 5 | — I ₉ |
| GND — | 15 | 3. | 4 | - GND |
| 0 ₁₀ — | 16 | 3 | 3 | — I ₁₀ |
| 011 | 17 | 3 | 2 | — I _{1 1} |
| v _{cc} – | 18 | 3 | 1 | - v _{cc} |
| 0 ₁₂ — | 19 | 3 | 0 | - 1 _{1 2} |
| 0 ₁₃ — | 20 | 2 | 9 | - 1 ₁₃ |
| GND — | 21 | 2 | 8 | — GND |
| 0 ₁₄ — | 22 | 2 | 7 | — I ₁₄ |
| 0 ₁₅ — | 23 | 2 | 6 | - 1 ₁₅ |
| 0E2 - | 24 | 2: | 5 | — СР ₂ |



(Top Thru View)

Pin Descriptions

| Description |
|----------------------------------|
| Output Enable Input (Active LOW) |
| Clock Pulse Input |
| Inputs |
| 3-STATE Outputs |
| No Connect |
| |

FBGA Pin Assignments

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----------------|-----------------|-------------------|-----------------|-----------------|-----------------|
| Α | O ₀ | NC | OE ₁ | CP ₁ | NC | I ₀ |
| В | 0 ₂ | 0 ₁ | NC | NC | I ₁ | l ₂ |
| С | O ₄ | O ₃ | V _{CC} | V _{CC} | I ₃ | I ₄ |
| D | 0 ₆ | 0 ₅ | GND | GND | I ₅ | I ₆ |
| Е | 0 ₈ | 0 ₇ | GND | GND | ۱ ₇ | I ₈ |
| F | O ₁₀ | 0 ₉ | GND | GND | l ₉ | I ₁₀ |
| G | 0 ₁₂ | 0 ₁₁ | V _{CC} | V _{CC} | I ₁₁ | I ₁₂ |
| Н | 0 ₁₄ | 0 ₁₃ | NC | NC | I ₁₃ | I ₁₄ |
| J | 0 ₁₅ | NC | \overline{OE}_2 | CP ₂ | NC | I ₁₅ |

Truth Tables

| | Inputs | | Outputs |
|---------------------|-------------------------------------|--|---|
| CP1 | OE ₁ | I ₀ —I ₇ | O ₀ –O ₇ |
| <u>`</u> | L | Н | Н |
| ~ | L | L | L |
| L | L | х | Oo |
| Х | Н | Х | Z |
| | Innute | | Outputs |
| | inputs | | Outputs |
| CP2 | | I ₈ -I ₁₅ | 0 ₈ –0 ₁₅ |
| CP2 | | I₈-I₁₅ Н | 0 ₈ -0 ₁₅ Н |
| СР ₂ | | I₈—I₁₅ Н L | 0 ₈ -О ₁₅ Н L |
| CP2 | OE2 L L L L | I₈-I₁₅ Н L Х | 08-015 H L O ₀ |

H = HIGH Voltage Level

H = HIGH Voltage Level L = LOW Voltage Level X = Inmaterial Z = HIGH Impedance O₀ = Previous O₀ before HIGH-to-LOW of CP

Functional Description

The LVTH162374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE}_n input does not affect the state of the flip-flops.

Logic Diagrams



Downloaded from Elcodis.com electronic components distributor

Absolute Maximum Ratings(Note 2)

| Symbol | Parameter | Value | Conditions | Units |
|------------------|----------------------------------|--------------|---|-------|
| V _{CC} | Supply Voltage | -0.5 to +4.6 | | V |
| VI | DC Input Voltage | -0.5 to +7.0 | | V |
| Vo | DC Output Voltage | -0.5 to +7.0 | Output in 3-STATE | V |
| | | -0.5 to +7.0 | Output in HIGH or LOW State (Note 3) | v |
| I _{IK} | DC Input Diode Current | -50 | V _I < GND | mA |
| I _{OK} | DC Output Diode Current | -50 | V _O < GND | mA |
| I _O | DC Output Current | 64 | V _O > V _{CC} Output at HIGH State | m۸ |
| | | 128 | V _O > V _{CC} Output at LOW State | ШA |
| I _{CC} | DC Supply Current per Supply Pin | ±64 | | mA |
| I _{GND} | DC Ground Current per Ground Pin | ±128 | | mA |
| T _{STG} | Storage Temperature | -65 to +150 | | °C |

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
|-----------------------|---|-----|-----|-------|
| V _{CC} | Supply Voltage | 2.7 | 3.6 | V |
| VI | Input Voltage | 0 | 5.5 | V |
| I _{ОН} | HIGH Level Output Current | | -12 | mA |
| I _{OL} | LOW Level Output Current | | 12 | mA |
| T _A | Free-Air Operating Temperature | -40 | 85 | °C |
| $\Delta t / \Delta V$ | Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$ | 0 | 10 | ns/V |

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics

| Cumphial | Devenueter | | V _{cc} | T _A = -40°C | C to +85°C | Unite | Conditions |
|----------------------|--------------------------------|--------------|-----------------|------------------------|------------|-------|---------------------------------------|
| Symbol | Farameter | | (V) | Min | Max | Units | Conditions |
| V _{IK} | Input Clamp Diode Voltage | | 2.7 | | -1.2 | V | I _I = -18 mA |
| VIH | Input HIGH Voltage | | 2.7–3.6 | 2.0 | | V | $V_0 \le 0.1V$ or |
| V _{IL} | Input LOW Voltage | | 2.7–3.6 | | 0.8 | V | $V_O \ge V_{CC} - 0.1V$ |
| V _{OH} | Output HIGH Voltage | | 2.7–3.6 | V _{CC} - 0.2 | | V | I _{OH} = -100 μA |
| | | | 3.0 | 2.0 | | v | I _{OH} = -12 mA |
| V _{OL} | Output LOW Voltage | | 2.7 | | 0.2 | V | I _{OL} = 100 μA |
| | | | 3.0 | | 0.8 | v | I _{OL} = 12 mA |
| I _{I(HOLD)} | Bushold Input Minimum Drive | | 3.0 | 75 | | | V _I = 0.8V |
| | | | | -75 | | μΑ | $V_I = 2.0V$ |
| I _{I(OD)} | Bushold Input Over-Drive | | 3.0 | 500 | | | (Note 4) |
| | Current to Change State | nange State | | -500 | | μΑ | (Note 5) |
| I _I | Input Current | | 3.6 | | 10 | | $V_I = 5.5V$ |
| | | Control Pins | 3.6 | | ±1 | | $V_I = 0V \text{ or } V_{CC}$ |
| | | Data Pins | 3.6 | | -5 | μΑ | $V_I = 0V$ |
| | | Dulu T IIIo | 0.0 | | 1 | | $V_I = V_{CC}$ |
| I _{OFF} | Power Off Leakage Current | | 0 | | ±100 | μA | $0V \le V_I \text{ or } V_O \le 5.5V$ |
| I _{PU/PD} | Power Up/Down 3-STATE | | 0_1.5\/ | | +100 | Δ | $V_0 = 0.5V \text{ to } 3.0V$ |
| | Output Current | | 0-1.5 V | | 100 | μΑ | $V_I = GND \text{ or } V_{CC}$ |
| I _{OZL} | 3-STATE Output Leakage Current | | 3.6 | | -5 | μA | $V_{O} = 0.5V$ |
| I _{OZH} | 3-STATE Output Leakage Current | | 3.6 | | 5 | μA | $V_{O} = 3.0V$ |
| I _{OZH} + | 3-STATE Output Leakage Current | | 3.6 | | 10 | μA | $V_{CC} < V_O \le 5.5 V$ |
| I _{CCH} | Power Supply Current | | 3.6 | | 0.19 | mA | Outputs HIGH |
| I _{CCL} | Power Supply Current | | 3.6 | | 5 | mA | Outputs LOW |
| I _{CCZ} | Power Supply Current | | 3.6 | | 0.19 | mA | Outputs Disabled |
| | | | | | | | |

DC Electrical Characteristics (Continued)

| Symbol | Parameter | V_{CC} $T_A = -40^\circ$ | | _A = -40°C to +85°C | | Conditions |
|-------------------|----------------------------------|----------------------------|----|-------------------------------|----|--|
| 0, | | (V) Min Max | 00 | | | |
| I _{CCZ+} | Power Supply Current | 3.6 | | 0.19 | mA | $V_{CC} \leq V_O \leq 5.5 V,$ |
| | | | | | | Outputs Disabled |
| ΔI_{CC} | Increase in Power Supply Current | 3.6 | | 0.2 | mA | One Input at V _{CC} – 0.6V |
| | (Note 6) | | | | | Other Inputs at V _{CC} or GND |

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 7)

| Symbol | Parameter | v _{cc} | V_{CC} $T_A = 25^{\circ}C$ (V)MinTyp | | ; T _A = 25°C | | $T_A = 25^{\circ}C$ | | $T_A = 25^{\circ}C$ | | $T_A = 25^{\circ}C$ | | Conditions |
|------------------|--|-----------------|--|------|-------------------------|-------|---|--|---------------------|--|---------------------|--|------------|
| Cymbol | i al allieter | (V) | | | Max | Onita | $\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$ | | | | | | |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 3.3 | | 0.8 | | V | (Note 8) | | | | | | |
| VOLV | Quiet Output Minimum Dynamic VOL | 3.3 | | -0.8 | | V | (Note 8) | | | | | | |

Note 7: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n–1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

| | | T _A = -40 | $T_A = -40$ °C to $+85$ °C, $C_L = 50$ pF, $R_L = 500\Omega$ | | | | | |
|-------------------|--------------------------------|----------------------|--|-----|--------|-------|--|--|
| Symbol | Parameter | V _{CC} = 3. | $_{ m CC} = 3.3 { m V} \pm 0.3 { m V}$ | | = 2.7V | Units | | |
| | | Min | Max | Min | Max | | | |
| f _{MAX} | Maximum Clock Frequency | 160 | | 150 | | MHz | | |
| t _{PHL} | Propagation Delay | 2.0 | 5.1 | 2.0 | 5.3 | | | |
| t _{PLH} | CP to On | 1.6 | 5.3 | 1.6 | 6.2 | ns | | |
| t _{PZL} | Output Enable Time | 1.8 | 5.0 | 1.8 | 6.0 | | | |
| t _{PZH} | | 1.2 | 5.6 | 1.2 | 6.9 | 115 | | |
| t _{PLZ} | Output Disable Time | 1.9 | 5.0 | 1.9 | 5.1 | | | |
| t _{PHZ} | | 2.0 | 5.4 | 2.0 | 5.7 | 115 | | |
| t _S | Setup Time | 1.8 | | 2.0 | | ns | | |
| t _H | Hold Time | 0.8 | | 0.1 | | ns | | |
| t _W | Pulse Width | 3.0 | | 3.0 | | ns | | |
| t _{OSHL} | Output to Output Skew (Note 9) | | 1.0 | | 1.0 | 20 | | |
| tOSLH | | | 1.0 | | 1.0 | 115 | | |

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH).

Capacitance (Note 10)

| Symbol | Parameter | Conditions | Typical | Units |
|------------------|--------------------|--|---------|-------|
| CIN | Input Capacitance | $V_{CC} = OPEN, V_I = 0V \text{ or } V_{CC}$ | 4 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC} | 8 | pF |

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.





www.fairchildsemi.com

7

