FAIRCHILD

SEMICONDUCTOR

January 1999 Revised June 2005

74LVT16245 • 74LVTH16245 Low Voltage 16-Bit Transceiver with 3-STATE Outputs

General Description

The LVT16245 and LVTH16245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/\bar{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

The LVTH16245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These non-inverting transceivers are designed for low-voltage (3.3V) $V_{\rm CC}$ applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16245 and LVTH16245 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16245), also available without bushold feature (74LVT16245).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16245
- Latch-up performance exceeds 500 mA
- ESD performance: Human-body model >2000V Machine model >200V
 - Charged-device >1000V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Order Number	Package Number	Package Description
74LVT16245GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
74LVT16245MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16245MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16245GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
74LVTH16245MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16245MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only.

Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol

Ordering Code:



Connection	Diagram	S
Pin Assign	ment for SSC	OP and TSSOP
⊺/R ₁		48 — 0E1
B ₀	2	47 — A ₀
B ₁ ·	3	46 — A ₁
GND	4	45 — GND 44 — A ₂
B ₂ · B ₃ ·	6	$44 - A_2$ $43 - A_3$
V _{CC}	7	42 - V _{CC}
B ₄	8	4 1 — A ₄
B ₅	9	40 — A ₅
GND · B ₆ ·	10	39 — GND 38 — A ₆
B ₇ ·	12	38 — A ₆ 37 — A ₇
B ₈	13	36 — A ₈
B ₉	14	35 — Ag
GND	15	34 — GND
B ₁₀	16	33 — A ₁₀ 32 — A ₁₁
B _{1.1} · V _{CC} ·	17	32 — A ₁₁ 31 — V _{CC}
B ₁₂	19	30 — A ₁₂
B _{1.3}	20	29 — A ₁₃
GND	21	28 — GND
B _{1.4}	22	27 — A ₁₄
B ₁₅ T/R ₂	23	26 — A ₁₅ 25 — OE ₂
· · · · Z		
Pin A	Assignment f	
1	1234	56
A	0000	00
B	0000	
C D		
Ш		
ш	0000	ŏŏ
ហ	0000	ōō
т	0000	00
٦	0000	00
	(Top Thru Vi	ew)

Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs/3-STATE Outputs
B ₀ -B ₁₅	Side B Inputs/3-STATE Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	B ₀	NC	T/R ₁	OE ₁	NC	A ₀
В	B ₂	B ₁	NC	NC	A ₁	A ₂
С	B ₄	B ₃	V _{CC}	V _{CC}	A ₃	A ₄
D	B ₆	B ₅	GND	GND	A ₅	A ₆
Е	B ₈	В ₇	GND	GND	A ₇	A ₈
F	B ₁₀	B ₉	GND	GND	A ₉	A ₁₀
G	B ₁₂	B ₁₁	V _{CC}	V _{CC}	A ₁₁	A ₁₂
Н	B ₁₄	B ₁₃	NC	NC	A ₁₃	A ₁₄
J	B ₁₅	NC	T/\overline{R}_2	OE ₂	NC	A ₁₅

Truth Tables


Inp	outs	Outputs			
OE ₁	T/R ₁	Outputs			
L	L	Bus B_0-B_7 Data to Bus A_0-A_7			
L	н	Bus $A_0 - A_7$ Data to Bus $B_0 - B_7$			
Н	Х	HIGH–Z State on A ₀ –A ₇ ,B ₀ –B ₇			
Inp	outs	Outents			
	outs T/R ₂	Outputs			
		Outputs Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅			

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Functional Description

The LVT16245 and LVTH16245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams



Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74LVT16245 • 74LVTH16245

Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	v	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	- V	
Iк	DC Input Diode Current	-50	V ₁ < GND	mA	
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA	
l ₀	DC Output Current	64	Output at HIGH State, V _O > V _{CC}		
		128	Output at LOW State, V _O > V _{CC}	mA	
I _{CC}	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature Range	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
V _I	Input Voltage	0	5.5	V
ОН	HIGH-Level Output Current		-32	mA
OL	LOW-Level Output Current		64	mA
Γ _A	Free-Air Operating Temperature	-40	+85	°C
∆t/∆V	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 4: I_O Absolute Maximum Ratings must be observed.

DC Electrical Characteristics

Symbol	Davan	Parameter		$T_A = -40^{\circ}C$	C to +85°C	Units	Conditions
Symbol	Paran	leter	(V)	Min	Max	Units	Conditions
VIK	Input Clamp Diode Volta	ige	2.7		-1.2	V	I _I = -18 mA
VIH	Input HIGH Voltage		2.7–3.6	2.0		V	$V_0 \le 0.1V$ or
VIL	Input LOW Voltage		2.7–3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7–3.6	V _{CC} - 0.2			I _{OH} = −100 μA
			2.7	2.4		V	I _{OH} = -8 mA
			3.0	2.0			I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		2.7		0.2		I _{OL} = 100 μA
			2.7		0.5		I _{OL} = 24 mA
			3.0		0.4	V	I _{OL} = 16 mA
			3.0		0.5		$I_{OL} = 32 \text{ mA}$
			3.0		0.55		$I_{OL} = 64 \text{ mA}$
I _{I(HOLD)}	Bushold Input Minimum Drive		3.0	75		μA	$V_I = 0.8V$
(Note 5)			0.0	-75		μΛ	$V_I = 2.0V$
I _{I(OD)}	Bushold Input Over-Drive Current to Change State		3.0	500		μΑ	(Note 6)
(Note 5)			ange State	-500			(Note 7)
l _l	Input Current		3.6		10		$V_I = 5.5V$
		Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μυτ	$V_I = 0V$
		Data T III3	5.0		1		$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Curr	ent	0		±100	μA	$0V \leq V_{I} \text{ or } V_{O} \leq 5.5V$
I _{PU/PD}	Power Up/Down 3-STAT	E	0–1.5		±100	μA	V _O = 0.5V to 3.0V
	Output Current		0-1.5		±100	μα	$V_I = GND \text{ or } V_{CC}$
I _{OZL}	3-STATE Output Leakag	e Current	3.6		-5	μA	V _O = 0.5V
I _{OZL} (Note 5)	3-STATE Output Leakag	le Current	3.6		-5	μA	$V_{O} = 0.0V$

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
	Faranielei	(V)	Min Max		Units	Conditions
I _{OZH}	3-STATE Output Leakage Current	3.6		5	μA	V _O = 3.0V
I _{OZH} (Note 5)	3-STATE Output Leakage Current	3.6		5	μΑ	V _O = 3.6V
I _{OZH} +	3-STATE Output Leakage Current	3.6		10	μA	$V_{CC} < V_O \le 5.5 V$
I _{CCH}	Power Supply Current	3.6		0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current	3.6		5.0	mA	Outputs LOW
I _{CCZ}	Power Supply Current	3.6		0.19	mA	Outputs Disabled
I _{CCZ⁺}	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled
∆I _{CC} (Note 8)	Increase in Power Supply Current	3.6		0.2	mA	One Input at V_{CC} – 0.6V Other Inputs at V_{CC} or GND

Note 5: Applies to bushold versions only (74LVTH16245).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	V _{cc}	T _A = 25°C		Units	Conditions		
Symbol	i arameter	(V)	Min	Тур	Мах	Onits	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 10)	

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics


Symbol	Parameter		$T_A = -40^{\circ}$ C to +85°C C _L = 50 pF, R _L = 500 Ω				
		V _{CC} = 3	$V_{CC}=\textbf{3.3V}\pm\textbf{0.3V}$		V _{CC} = 2.7V		
		Min	Max	Min	Max	1	
t _{PLH}	Propagation Delay Data to Output	1.5	3.5	1.5	3.9		
t _{PHL}		1.3	3.5	1.3	3.9	ns	
t _{PZH}	Output Enable Time	1.5	4.5	1.5	5.3		
t _{PZL}		1.6	5.3	1.6	6.9	ns	
t _{PHZ}	Output Disable Time	2.3	5.4	2.3	6.1		
t _{PLZ}		2.2	5.1	2.2	5.4	ns	
t _{OSHL}	Output to Output Skew		1.0		1.0		
tOSLH	(Note 11)		1.0		1.0	ns	

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_O = 0V$ or V_{CC}	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



www.fairchildsemi.com

6

