## AM/FM TUNER FOR CAR RADIO AND HI-FI APPLICATIONS

PRELIMINARY DATA
■ HIGH PERFORMANCE FRONT-END IC FOR AM/FM RECEIVERS
■ FULLY INTEGRATED HIGH-SPEED PLL FOR OPTIMIZED RDS APPLICATIONS
■ FM MPX/AM AUDIO OUTPUT, 450kHz AM IF OUTPUT FOR STEREO AM APPLICATIONS

- AM DOUBLE CONVERSION ARCHITECTURE
- AM/FM STATION DETECTOR AND DIGITAL IF-COUNTER
- SINGLE FREQUENCY REFERENCE FOR BOTH AM AND FM
- FULL ELECTRICAL ADJUSTMENT
- ${ }^{2} \mathrm{C}$-BUS PROGRAMMABLE


## DESCRIPTION

The TDA7421N is a high-performance tuner circuit which integrates AM and FM sections, PLL frequency sinthesizer and IF counter on a single chip.
Use of BICMOS technology allows the implementation of tuning functions with a minimum of external components.Value spread of external components can be fully compensated by means of on-chip elec-

trical adjustment controlled by external $\mu \mathrm{P}$. The FM quality detection circuit, in conjunction with the digital IF counter, enables the stop-station function in "seek" mode and MPX mute during reception. The combination of programmable level detector and IF counter allows reliable AM stop-station performance.
The Automatic Gain Control (AGC) operates on different signal bandwidths in order to optimize sensitivity and dynamic range.
$I^{2} \mathrm{C}$-bus controls functions such as AGC, amplifier gains, PLL and counter settings.

## PIN CONNECTIONS



August 2000
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating Temperature Range | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Analog Supply Voltages (PLL, RF, IF1, IF2, OSC) | 10.2 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Digital Supply Voltage | 5.5 | V |

## THERMAL DATA

| Symbol | Parameter | Typ. Value | Unit |
| :---: | :--- | :---: | :---: |
| $R_{\text {th } j \text {-amb, fa }}$ | Thermal Resistance Junction-Ambient, Free Air | 68 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $R_{\text {th } j \text {-amb, sol }}$ | Thermal Resistance Junction-Ambient, Soldered | 55 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

PIN DESCRIPTION

| N. | Name | Function |
| :---: | :---: | :--- |
| 1 | AM MIX1 IN - | AM 1 1st mixer negative input (differential -) |
| 2 | AM MIX1 IN + | AM 1 1st mixer positive input (differential +) |
| 3 | FM MIX1 IN - | FM mixer negative input (differential -) |
| 4 | FM MIX1 IN + | FM mixer positive input (differential +) |
| 5 | FM RF AGC IN | RF AGC input |
| 6 | FM AGC OUT | FM AGC output voltage |
| 7 | RF GND | RF ground |
| 8 | VCO B | Local oscillator input to the transistor base |
| 9 | VCO E | Local oscillator input to the transistor emitter |
| 10 | OSC GND | Oscillator ground |
| 11 | XTAL D | Crystal oscillator MOS amplifier output |
| 12 | XTAL G | Crystal oscillator MOS amplifier input |
| 13 | OSC VCC | Oscillator positive supply |
| 14 | FM ANT ADJ | Tuning varicap voltage for antenna FM filter |
| 15 | FM RF ADJ | Tuning varicap voltage for RF FM filter |
| 16 | PLL VCC | PLL positive supply |
| 17 | LP OUT | Op Amp output to PLL loop filters |
| 18 | LP IN1 | FM loop filter connection to op-amp inverting input |
| 19 | LP IN2 | AM loop filter connection to op-amp inverting input |
| 19 |  |  |

3/38

PIN DESCRIPTION (Continued)

| N. | Name | Function |
| :---: | :---: | :---: |
| 20 | LP IN3 | FM-HS loop filter connection to op-amp inverting input |
| 21 | PLL VREF | Voltage reference to Op Amp noninverting input |
| 22 | PLL GND | PLL ground |
| 23 | SLEEP | $\mathrm{I}^{2} \mathrm{C}$ bus disconnect signal |
| 24 | SDA | $1^{2} \mathrm{C}$ bus data |
| 25 | SCL | $1^{2} \mathrm{C}$ bus clock |
| 26 | DIG VDD | Digital positive supply |
| 27 | DIG GND | Digital ground |
| 28 (*) | IFC SSTOP <br> AM STEREO OUT | IF-Counter stop signal or AM IF2 amplifier output |
| 29 | CLN GND | "Clean" ground |
| 30 | IF2 GND | IF2 ground |
| 31 | AM AGC2 TC | AM $2^{\text {nd }}$ AGC time constant |
| 32 | AM DET | AM detector capacitor |
| 33 | AM BPF | AM IF filter |
| 34 | AM REF | Reference voltage of AM IF amplifier |
| 35 | AM IF2 in | AM IF2 amplifier input |
| 36 | IF2 VCC | IF2 positive supply |
| 37 | FM QUAD - | FM quadrature detector tank (differential -) |
| 38 | FM QUAD + | FM quadrature detector tank (differential +) |
| 39 | AUDIO OUT | FM MPX/AM Audio output |
| 40 (*) | FM SD AM SD | FM station detector output or AM station detector output |
| 41 (*) | FM SMETER AM SMETER FM DET ADJ | FM S-meter output or AM S-meter output or FM detector adjustment output |
| 42 | FM MUTE DRIVE | FM mute time constant |
| 43 | FM BW TC | FM detuning detector time constant |
| 44 | IF1 GND | IF1 ground |
| 45 | FM LIM IN - | FM limiter negative input (differential -) |
| 46 | FM LIM IN + | FM limiter negative input (differential +) |
| 47 | IF1 VCC | IF1 positive supply |
| 48 | FM IF AMP2 OUT | FM $2^{\text {nd }}$ IF amplifier output |

PIN DESCRIPTION (Continued)

| N. | Name | Function |
| :---: | :---: | :---: |
| 49 | FM IF AMP2 IN - | FM $2^{\text {nd }}$ IF amplifier negative input (differential -) |
| 50 | FM IF AMP2 IN + | FM $2^{\text {nd }}$ IF amplifier positive input (differential +) |
| 51 | FM IF AMP1 OUT | FM $1^{\text {st }} \mathrm{IF}$ amplifier output |
| 52 | FM IF AMP IN - | FM $1^{\text {st }}$ IF amplifier negative input (differential -) |
| 53 | FM IF AMP IN + | FM $1^{\text {st }}$ IF amplifier positive input (differential + ) |
| 54 | AM S-METER TC | AM S-meter time constant |
| 55 | AM MIX2 OUT | AM $2^{\text {nd }}$ mixer output |
| 56 | RF VCC | RF positive supply |
| 57 | AM MIX2 IN - | AM 2nd mixer negative input (differential -) |
| 58 | AM MIX2 IN + | AM 2nd mixer positive input (differential +) |
| 59 | FM IF AGC IN | FM IF AGC input |
| 60 | MIX OUT - | FM/AM $1^{\text {st }}$ mixer negative output (differential -) |
| 61 | MIX OUT + | FM/AM $1^{\text {st }}$ mixer positive output (differential + ) |
| 62 | AM AGC1 TC | AM $1^{\text {st }}$ AGC time constant |
| 63 | AM AGC1 RF AMP | AM $1^{\text {st }}$ AGC voltage output (to RF amplifier) |
| 64 | AM AGC1 PIN | AM $1^{\text {st }}$ AGC current output (to antenna attenuation diodes) |

${ }^{(*)}$ Pin function is user defined by software.

## FM SECTION GLOBAL PERFORMANCES

Refer to Evaluation Circuit

- Input $98.1 \mathrm{MHz}, 40 \mathrm{KHz}$ dev., 1 KHz mod., $60 \mathrm{~dB} \mu \mathrm{~V}$ antenna level, mono.
- MPX Output, de-enphasis $50 \mu \mathrm{~s}$, BPF $200 \mathrm{~Hz}-15 \mathrm{KHz}$.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FM ICc | Total Supply Current Including Mixer |  |  | 90 |  | mA |
| S+N/N | Signal to Noise Ratio |  |  | 66 |  | dB |
| THD | Total Harmonic Distortion |  |  | 0.3 |  | \% |
| $\mathrm{V}_{\text {O AF }}$ | Audio Output Level | 75 kHz Deviation |  | 400 |  | mV RMS |
| US 1 | Usable Sensitivity (40dB) | antenna level at which $\mathrm{S}+\mathrm{N} / \mathrm{N}=40 \mathrm{~dB}$ |  | 0 |  | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{US}_{2}$ | Usable Sensitivity (26dB) | antenna level at which $S+N / N=26 d B$ |  | -6 |  | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{AGC}_{\text {SP }}$ | AGC Starting point |  |  | 55 |  | $\mathrm{dB} \mu \mathrm{V}$ |

## AM SECTION GLOBAL PERFORMANCES

## Refer to Evaluation Circuit

- Input: $\mathrm{fc}=999 \mathrm{KHz}, \mathrm{f} \bmod =400 \mathrm{~Hz}, \mathrm{~m}=30 \%, 74 \mathrm{~dB} \mu \mathrm{~V}$ emf antenna level unless otherwise specified.
- Audio Output + RC BPF (BPF 20Hz - 20KHz)

| $\Delta \mathrm{MIICC}$ | Total supply current including mixers |  | 80 | mA |
| :---: | :---: | :---: | :---: | :---: |
| VIN MIN | Maximum Sensitivity | $\Delta V_{\text {AF }}=-20 \mathrm{~dB}$ | 13 | $\begin{aligned} & \mathrm{dB} \mu \mathrm{~V} \\ & \text { (emf) } \end{aligned}$ |
| Vin us | Usable Sensitivity | $\mathrm{S}+\mathrm{N} / \mathrm{N}=20 \mathrm{~dB}$ | 27 | $\mathrm{dB} \mu \mathrm{V}$ (emf) |
| $\Delta \mathrm{V}_{\text {is }}$ | AGC Range | $\Delta V_{\text {AF }}=-10 \mathrm{~dB}$ | 50 | dB |
| S+N/N | Signal to Noise Ratio | $\mathrm{V}_{\text {INRF }}=74 \mathrm{dBu}$ | 54 | dB |
| $\alpha$ IMAG | Image Rejection | $\mathrm{f}_{\mathrm{im}}=22.399 \mathrm{MHz}$, antenna level <br> @ $V_{\Delta F}=-10 \mathrm{~dB}$ |  | dB |
| $\alpha_{\text {Tw }}$ | Tweet, $\Delta(\mathrm{S}+\mathrm{N} / \mathrm{N})$ | $\mathrm{f} 1=900 \mathrm{KHz} ; \mathrm{f} 2=1350 \mathrm{KHz}$ | 1.2 | dB |
| THD | Total Harmonic Distortion |  | 0.3 | \% |
|  |  | $\mathrm{m}=80 \%$ | 1 | \% |
|  |  | $\mathrm{V}_{\text {INRF }}=120 \mathrm{~dB} \mu \mathrm{~V}_{\text {emf }}$ | 0.3 | \% |
| $\mathrm{V}_{\mathrm{AF}}$ | Audio Output Level |  | 107 | mV RMS |
| $\mathrm{V}_{\text {AMST }}$ | AM IF2 Output level |  | 105 | $\mathrm{dB} \mu \mathrm{V}$ |

## ELECTRICAL CHARACTERISTICS

DC PARAMETERS ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{cc}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{dd}}=5 \mathrm{~V}$, no RF input unless otherwise specified)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL V ${ }_{\text {CC }}$ | PLL Supply Voltage |  | 7.5 |  | 10 | V |
| PLL ICC | PLL Supply Current | AM MODE |  | 1.6 |  | mA |
|  |  | FM MODE |  | 3.0 |  | mA |
|  |  | STBY MODE |  |  |  | mA |
| DIG $\mathrm{V}_{\text {dd }}$ | Digital Supply Voltage |  | 4.75 |  | 5.25 | V |
| DIG $\mathrm{I}_{\text {dd }}$ | Digital Supply Current | AM MODE |  | 4.6 |  | mA |
|  |  | FM MODE |  | 4.0 |  | mA |
|  |  | STBY MODE |  |  |  | mA |
| RF VCC | RFSupply Voltage |  | 7.5 |  | 10 | V |
| RF ICC | RF Supply Current | AM MODE |  | 27.0 |  | mA |
|  |  | FM MODE |  | 13.0 |  | mA |
|  |  | STBY MODE |  |  |  |  |
| IF1 VCC | IF1 Supply Voltage |  | 7.5 |  | 10 | V |
| IF1 Icc | IF1 Supply Current | AM MODE |  | 4.0 |  | mA |
|  |  | FM MODE |  | 22.0 |  | mA |
|  |  | STBY MODE |  |  |  | mA |
| IF2 VCC | IF2 Supply Voltage |  | 7.5 |  | 10 | V |
| IF2 Icc | IF2 Supply Current | AM MODE |  | 10.0 |  | mA |
|  |  | FM MODE |  | 28.0 |  | mA |
|  |  | STBY MODE |  |  |  | mA |
| OSC VCc | Oscillator Supply Voltage |  | 7.5 |  | 10 | V |
| OSC Icc | Oscillator Supply Current | AM MODE |  | 17.0 |  | mA |
|  |  | FM MODE |  | 81.0 |  | mA |
|  |  | STBY MODE |  |  |  | mA |

Voltage Controlled Oscillator (VCO)
Ref: FM Test Circuit, measure Vosc with high impedance FET probe

| fVCOmin | Minimum VCO Frequency | $V_{\text {tun }}=0$ | Europe/USA <br> Japan |  | 80.9 <br> 55 | 98.2 <br> 65.4 | MHz |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| f $\mathrm{VCO}_{\mathrm{max}}$ | Maximum VCO Frequency | $\mathrm{V}_{\text {tun }}=\mathrm{V}_{\text {CC }}$ | Europe/USA <br> Japan | 123.2 <br> 79.2 | 128 <br> 90 |  | MHz |

ELECTRICAL CHARACTERISTICS (Continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| Vosc | Oscillator Amplitude | fosc $=108.8 \mathrm{MHz}$, Europe/USA <br> fosc $=72.3 \mathrm{MHz}$ <br> Japan |  | 110 |  | dB LV |
| $\mathrm{C} / \mathrm{N}$ | Carrier to Noise | 1 KHz offset |  | 85 | $\mathrm{dBc} / \mathrm{Hz}$ |  |

Reference Oscillator
Ref: AM Test Circuit, measureV ${ }_{\text {XtAL }}$ with high impedance FET probe

| $f_{\text {XTAL }}$ | Reference Frequency |  |  | 10.25 |  | MHz |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{XTAL}}$ | Oscillator Amplitude |  |  | 108 |  | $\mathrm{~dB} \mu \mathrm{~V}$ |

## FM Front-end Electrical Adjustments

Ref: FM Test Circuit, measure $V_{\text {ANTADJ }}$ and $\mathrm{V}_{\text {RFADJ }}$ referred to $\mathrm{V}_{\text {PLLout }}$

| ANTADJ <br> MAX OFF | Maximum FM Antenna Filter <br> Adjustment Voltage Offset | VPLLOUT = 2.5V, <br> ANA3-0 set to 1111 | 21 | 25 | 27 | $\%$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| ANTADJJ <br> STEP OFF | FM Antenna Filter Adjustment <br> Voltage Offset Step | VPLLOUT $=2.5 \mathrm{~V}$, <br> ANA3-0 set to 1001 | 2.8 | 3.6 | 4.4 | $\%$ |
| RFADJ <br> MAX OFF | Maximum FM RF Filter <br> Adjustment Voltage Offset | VPLLouT $=2.5 \mathrm{~V}$, <br> RFA3-0 set to 1111 | 21 | 25 | 27 | $\%$ |
| RFADJ <br> STEP OFF | FM RF Filter Adjustment Voltage <br> Offset Step | VPLLOUT $=2.5 \mathrm{~V}$, <br> RFA3-0 set to 1001 | 2.8 | 3.6 | 4.4 | $\%$ |

FM Mixer
Ref: FM Test Circuit, measure input at $\mathrm{V}_{\text {MIXFMIN }}$, output at $\mathrm{V}_{\text {MIXOUT }}$

| RIN,MIX | Single-ended input resistance <br> (pin 3, pin4) |  | 12 | $\Omega$ |  |  |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| GMIX | Conversion Gain | $\mathrm{f}_{\mathrm{IN}}=98.1 \mathrm{MHz}$ |  | 21.8 |  | dB |
| IP3MIX | 3rd order intermodulation <br> distortion intercept point | $\mathrm{f}_{\mathrm{d}}=98.1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{u} 1}=98.2 \mathrm{MHz} ;$ <br> $\mathrm{f}_{\mathrm{L} 2}=98.3 \mathrm{MHz} ;$ |  | 108 | $\mathrm{~dB} \mu \mathrm{~V}$ |  |
| CP1 $_{\text {MIX }}$ | 1dB compression point | $\mathrm{f}_{\mathrm{IN}}=98.1 \mathrm{MHz}$ |  | 90 | $\mathrm{~dB} \mu \mathrm{~V}$ |  |
| CAdj1 | Value of the minimum adjusting <br> capacitance step | T1A3-0 set to 1000 | 0.38 | pF |  |  |

FM AGC
Ref: FM Test Circuit, measure input at $\mathrm{V}_{\text {FMRFAGCIN }}$ and $\mathrm{V}_{\text {FMIFAGCIN }}$, output at $\mathrm{V}_{\text {FMAGCout }}$

| VRFAGCSTART | Open Loop RF AGC Starting Point | $\begin{aligned} & \text { fRFAGCIN }=98.1 \mathrm{MHz} \\ & \text { Value of VFMRFAGCIN at which } \end{aligned}$ $\mathrm{V}_{\text {FMAGCOUT }}=4 \mathrm{~V}$ | 80 | $\mathrm{dB} \mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {IN,RFAGC }}$ | Input Resistance |  | 20 | $\mathrm{K} \Omega$ |
| $\mathrm{V}_{\text {IFAGCTART }}$ | Open Loop IF AGC Starting Point Point | $\mathrm{f}_{\mathrm{IFAGCIN}}=10.7 \mathrm{MHz}$ <br> Value of $\mathrm{V}_{\text {FMIFAGCIN }}$ at which <br> $\mathrm{V}_{\text {FMAGCOUT }}=4 \mathrm{~V}$ <br> FAGC2-0 set to 111 | 77 | $\mathrm{dB} \mu \mathrm{V}$ |
| RIN,IFAGC | Input Resistance |  | 20 | $\mathrm{K} \Omega$ |
| Rout,FMAGC | Output Resistance |  | 10 | $\mathrm{K} \Omega$ |

## ELECTRICAL CHARACTERISTICS (Continued)

## FM IF Amplifier 1

Ref: FM Test Circuit, measure input at $\mathrm{V}_{\text {FMAMP1IN }}$, output at $\mathrm{V}_{\text {FMAMP1OUT }}$

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RIN,AMP1 | Input Resistance |  |  | 330 |  | $\Omega$ |
| Rout,AMP1 | Output Resistance |  |  | 330 |  | $\Omega$ |
| Gamp1 | Typical Gain | $\mathrm{fin}^{\text {a }}=10.7 \mathrm{MHz}$ |  | 18.5 |  | dB |
| IP3AMP1 | 3rd Order Intermodulation Distortion Intercept Point | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{d}}=10.7 \mathrm{MHz} ; \mathrm{f}_{\mathrm{u} 1}=10.8 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{u} 2}=10.9 \mathrm{MHz} ; \\ & \text { FBH3-0 set to } 0100 \end{aligned}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ |
| CP1 ${ }_{\text {AMP }} 1$ | 1dB Compression Point | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz} ; \\ & \text { FBH3-0 set to } 0100 \end{aligned}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ |

FM IF Amplifier 2
Ref: FM Test Circuit, measure input at $\mathrm{V}_{\text {FMAMP2IN }}$, output at $\mathrm{V}_{\text {FMAMP2OUT }}$

| RIN,AMP2 | Input Resistance | $\mathrm{f}=10.7 \mathrm{MHz}$ | 330 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| Rout,AmP2 | Output Resistance | $\mathrm{f}=10.7 \mathrm{MHz}$ | 330 | $\Omega$ |
| $\mathrm{GmIN,AMP2}$ | Minimum Gain | $\mathrm{f}_{\mathrm{I}}=10.7 \mathrm{MHz}$, FBL1-0 set to 01 | 6 | dB |
| $\mathrm{GmaX}, \mathrm{AmP2}$ | Maximum Gain | $\mathrm{fin}^{\prime}=10.7 \mathrm{MHz}$, FBL1-0 set to 00 | 10 | dB |
| IP3AMP2 | 3rd Order Intermodulation Distortion Intercept Point | $\begin{aligned} & \mathrm{f}_{\mathrm{d}}=10.7 \mathrm{MHz} ; \mathrm{f}_{\mathrm{u} 1}=10.8 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{u} 2}=10.9 \mathrm{MHz} ; \\ & \text { FBL3-0 set to } 0100 \end{aligned}$ |  | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{CP}^{\text {A AMP2 }}$ | 1dB Compression Point | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz} ; \\ & \text { FBL3-0 set to } 0100 \end{aligned}$ |  | $\mathrm{dB} \mu \mathrm{V}$ |

FM Limiter, Field Strengh Meter and Demodulator
Ref: FM Test circuit, measure:

- Input at $\mathrm{V}_{\text {FMLIMIN }}, \mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz}$
- FS Meter output at $\mathrm{V}_{\text {FMSMETER }}$ (FMADJ set to 0, FSL4-0 set to 00000)
- demodulator adjustment output at $\mathrm{V}_{\text {FSMETER ( }}$ (FMADJ set to 1)

| $R_{\text {IN,LIM }}$ | Limiter Input Resistance |  |  | 330 | $\Omega$ |  |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| GLIM | Limiter Gain |  |  | 90 |  | dB |
| LS | Limiting Sensitivity |  |  | 23 |  | $\mathrm{~dB} \mu \mathrm{~V}$ |
| SM1 | Smeter 1 | $\mathrm{V}_{\text {FMLIMIN }}=40 \mathrm{~dB} \mu \mathrm{~V}$ |  | 1.1 | V |  |
| SM2 | Smeter 2 | $\mathrm{V}_{\text {FMLIMIN }}=60 \mathrm{~dB} \mu \mathrm{~V}$ |  | 2.3 |  | V |
| SM3 | Smeter 3 | $\mathrm{V}_{\text {FMLIMIN }}=80 \mathrm{~dB} \mu \mathrm{~V}$ |  | 3.7 | V |  |
| SM4 | Smeter 4 | $\mathrm{V}_{\text {FMLIMIN }}=100 \mathrm{~dB} \mathrm{\mu V}$ |  | 4.9 | V |  |
| SMMINSHIFT | Smeter Minimum Shift Voltage | $V_{\text {FMLIMIN }}=70 \mathrm{~dB} \mu \mathrm{~V} ;$ <br> FSL4-0 set to 00000 | 0.0 | V |  |  |
| SMMAXSHIFT | Smeter Maximum Shift Voltage | $V_{\text {FMLIMIN }}=70 \mathrm{~dB} \mu \mathrm{~V} ;$ <br> FSL4-0 set to 11111 |  | 1.5 |  | V |

9/38

ELECTRICAL CHARACTERISTICS (Continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $G_{\text {dem }}$ | Demodulator Conversion Gain | $\mathrm{V}_{\text {FMLIMIN }}>$ LS |  | 2 |  | $\begin{array}{\|c} \hline \begin{array}{c} \mathrm{m} \mathrm{~V}_{\mathrm{RMS}} \\ \mathrm{KHz} \end{array} \\ \hline \end{array}$ |
| Gdemadj | Demodulator Adjustment Conversion Gain | $\mathrm{V}_{\text {FMLIMIN }}>$ LS |  | 14 |  | $\begin{array}{\|c\|} \hline \begin{array}{c} \mathrm{m} \mathrm{~V}_{\mathrm{RMS}} \\ \mathrm{KHz} \end{array} \\ \hline \end{array}$ |
| CAdjDem | Value of the minimum adjusting capacitance step | DEM6-0 set to 0000001 |  | 50 |  | fF |

## FM Audio Amplifier

Ref: FM Test circuit, $\mathrm{V}_{\text {FMLIMIN }}=95 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz}$; measure:

- MPX output at $\mathrm{V}_{\text {AUDIO }}$, BPF 200 Hz to $15 \mathrm{KHz}, 50 \mu$ s de-emphasis.
- muting voltage at $\mathrm{V}_{\text {MUTE, }}$ DRIVE

| $\mathrm{V}_{\text {MUTE }}$ | Mute Voltage | $\mathrm{V}_{\text {MUTE, DRIVE }}$ for which $\Delta \mathrm{V}_{\mathrm{AF}}=-11.5 \mathrm{~dB}$; AUM1-0 set to 11 | 2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {PLAY }}$ | Play Voltage | $\mathrm{V}_{\text {MUTE,DRIVE }}$ for which $\Delta V_{\text {AF }}=-1 d B, A U M 1-0$ set to 11 |  |  | 0.3 | V |
| $\mathrm{G}_{\text {AMP,PLAY }}$ | Audio Amplifier Gain in Play Conditions | $\mathrm{V}_{\text {MUTE, DRIVE }}$ < $\mathrm{V}_{\text {PLAY }}$ |  | 9 |  | dB |
| MUTEATT $_{\text {MIN }}$ | Minimum Mute Attenuation | $\mathrm{V}_{\text {MUTE,DRIVE }}>\mathrm{V}_{\text {MUTE }}$; AUM1-0 set to 00 |  | -5 |  | dB |
| MUTEATTMAX | Maximum Mute Attenuation | $\mathrm{V}_{\text {MUTE,DRIVE }}>\mathrm{V}_{\text {MUTE }}$; AUM1-0 set to 11 |  | -12.5 |  | dB |
| $\mathrm{V}_{\text {AF }}$ | AF Output Level | $f_{D E V}=75 \mathrm{KHz}, \mathrm{~F}_{\mathrm{MOD}}=1 \mathrm{KHz},$ <br> $\mathrm{V}_{\text {MUTE,DRIVE }}<\mathrm{V}_{\text {MUTE }}$ |  | 400 |  | mV RMS |
| THD | AF Total Harmonic distortion | $\mathrm{f}_{\mathrm{DEV}}=40 \mathrm{KHz}, \mathrm{FMOD}=1 \mathrm{KHz}$, $\mathrm{V}_{\text {MUTE,DRIVE }}<\mathrm{V}_{\text {MUTE }}$ |  | 0.3 |  | \% |
| S+N/N | AF Signal to Noise Ratio | $f_{D E V}=40 \mathrm{KHz}, \mathrm{~F}_{\mathrm{MOD}}=1 \mathrm{KHz},$ <br> $\mathrm{V}_{\text {MUTE,DRIVE }}$ < $\mathrm{V}_{\text {MUTE }}$ |  | 80 |  | dB |
| AMR | Amplitude Modulation Rejection | AM modulation depht $30 \%$, $f_{M O D}=1 \mathrm{KHz}$, with respect to FM modulated signal with fDEV $=$ 40 KHz , $\mathrm{V}_{\text {MUTE, DRIVE }}$ < $\mathrm{V}_{\text {MUTE }}$ |  | 67 |  | dB |
| AUDIO $_{\text {curr }}$ | Output Current Capability |  | 5 |  |  | mA |
| MUTE R ${ }_{\text {out }}$ | Mute Drive Output Resistance |  |  | 1 |  | $\mathrm{K} \Omega$ |

FM QUALITY DETECTORS
Field Strength Detector
Ref: FM Test Circuit, HDDIS and BWDIS set to 1 , measure:

- Input at $\mathrm{V}_{\text {FMLIMIN }}, \mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz}$, CW
- output at $\mathrm{V}_{\text {MUTE, DRIVE }}$

| FSD $_{\text {MIN }}$ | Field Strength Detector <br> Minimum Threshold | $\mathrm{V}_{\text {FMLIMIN }}$ level at which <br> $\mathrm{V}_{\text {MUTE,DRIVE }}=\mathrm{V}_{\text {MUTE }}$, FSM3-0 <br> set to 0000 | $\mathrm{~dB} \mathrm{\mu V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

ELECTRICAL CHARACTERISTICS (Continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSD ${ }_{\text {MAX }}$ | Field Strength Detector Maximum Threshold | $V_{\text {FMLIMIN }}$ level at which <br> $\mathrm{V}_{\text {MUTE,DRIVE }}=\mathrm{V}_{\text {MUTE }}$, FSM3-0 <br> set to 1111 |  | 67.5 |  | $\mathrm{dB} \mu \mathrm{V}$ |

Detuning Detector
Ref: FM Test Circuit; HDDIS and SMDIS set to 1, measure:

- Input at $\mathrm{V}_{\text {FMLIMin }}$, CW
- output at $\mathrm{V}_{\text {MUTE, }}$ DRIVE

| DD ${ }_{\text {Start }}$ | Detuning Detector Starting Point | frequency shift from 10.7 MHz at which $\mathrm{V}_{\text {MUTE, DRIVE }}=\mathrm{V}_{\text {PLAY }}$ | $\pm 23$ | KHz |
| :---: | :---: | :---: | :---: | :---: |
| DDslope,Min | Detuning Detector Minimum Muting Slope | frequency shift from $10.7 \mathrm{MHz}+$ <br> DDSTART at which <br> $\mathrm{V}_{\text {MUTE,DRIVE }}=\mathrm{V}_{\text {MUTE }}$, <br> BWM2-0 set to 100, SEEK set to 0 | 30 | KHz |
| DDSLOPE,MAX | Detuning Detector Maximum Muting Slope | frequency shift from $10.7 \mathrm{MHz}+$ <br> DDSTART at which <br> $\mathrm{V}_{\text {MUTE,DRIVE }}=\mathrm{V}_{\text {MUTE }}$, <br> BWM2-0 set to 001, SEEK set to 0 | 10 | KHz |
| DD ${ }_{\text {TRC }}$ | Detuning Detector Time Constant Ratio | ratio of "reception" mode integration time constant inside the Detuning Detector with respect to "seek" mode | 34/6 | s/s |

Adjacent Channel Detector
Ref: FM Test Circuit; BWDIS and SMDIS set to 1, measure:

- Input at $\mathrm{V}_{\text {Fmlimin: }}$ desired $10.7 \mathrm{MHz}, 95 \mathrm{~dB} \mu \mathrm{~V}$ CW; undesired 10.8 MHz CW
- output at $\mathrm{V}_{\text {MUTE, DRIVE }}$

| ACD ${ }_{\text {max }}$ | Adjacent Channel Quality Detector Maximum Sensitivity Threshold | amplitude of undesired signal at which $\mathrm{V}_{\text {MUTE, DRIVE }}=\mathrm{V}_{\text {MUTE }}$, HDM4-0 set to 11111 | 91 | dBu |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ACD}_{\text {MIN }}$ | Adjacent Channel Quality Detector Minimum Sensitivity Threshold | amplitude of undesired signal at which $\mathrm{V}_{\text {MUTE, DRIVE }}=\mathrm{V}_{\text {PLA }}$, HDM4-0 set to 00000 | 94.8 | dBu |

Field Strength Station Detector
Ref: FM Test Circuit; SEEK set to 1, HDDIS and BWDIS set to 1, measure:

- Input at $\mathrm{V}_{\text {FMLIMIN: }}$ desired 10.7 MHz , CW
- output at $\mathrm{V}_{\text {FMSD }}$

| FSSD $_{\text {MIN }}$ | Field Strength Station Detector <br> Minimum Threshold | VFMLIMIN level at which <br> $\mathrm{V}_{\text {FMSD }}=2.5 \mathrm{~V} ;$ <br> FSS4-0 set to 00000 |  | $\mathrm{~dB} \mathrm{\mu V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FSSD $_{\text {MAX }}$ | Field Strength Station Detector <br> Maximum Threshold | VFMLIMIN level at which <br> $V_{\text {FMSD }}=2.5 \mathrm{~V} ;$ <br> FSS4-0 set to 11111 |  | $\mathrm{~dB} \mu \mathrm{~V}$ |

## ELECTRICAL CHARACTERISTICS (Continued)

## Detuning Station Detector

Ref: FM Test Circuit; SEEK set to 1, HDDIS and SMDIS set to 1 , measure:

- Input at Vfmlimin, CW;
- output at $\mathrm{V}_{\mathrm{FMSD}}$

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| DSD | Detuning Station Detector <br> Threshold | frequency shift from 10.7 MHz at <br> which $V_{\text {FMSD }}=2.5 \mathrm{~V}$ | $\pm 28$ |  | KHz |  |

## Adjacent Channel Station Detector

Ref: FM Test Circuit; SEEK set to 1, HDDIS and SMDIS set to 1, measure:

- Input at $\mathrm{V}_{\text {FMLImin: }}$ desired $10.7 \mathrm{MHz}, 95 \mathrm{~dB} \mu \mathrm{~V}$ CW; undesired 10.8 MHz CW
- output at $\mathrm{V}_{\text {FMSD }}$

| ACSDmax | Adjacent Channel Detector Maximum Sensitivity Threshold | amplitude of undesired signal at which $\mathrm{V}_{\text {FMSD }}=2.5 \mathrm{~V}$, HDM4-0 set to 11111 | 92.5 | $\mathrm{dB} \mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ACSD}_{\text {MIN }}$ | Adjacent Channel Detector Minimum Sensitivity Threshold | amplitude of undesired signal at which $\mathrm{V}_{\text {FMSD }}=2.5 \mathrm{~V}$, HDM4-0 set to 00000 | 94.9 | $\mathrm{dB} \mu \mathrm{V}$ |

AM Mixer 1
Ref: AM Test Circuit, measure input at $\mathrm{V}_{\text {MIX1AMIN }}$, output at $\mathrm{V}_{\text {MIXOUT }}$

| RIN,MIX1 | Input Resistance |  |  | 1.2 |  | $\mathrm{~K} \Omega$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{G}_{\mathrm{MIX} 1}$ | Conversion Gain | $\mathrm{f}_{\mathrm{IN}}=1 \mathrm{MHz}$ |  | 7.6 | dB |  |
| IP3MIX1 | 3rd Order Intermodulation <br> Distortion Intercept Point | $\mathrm{f}_{\mathrm{d}}=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{u} 1}=1.1 \mathrm{MHz} ;$ <br> $\mathrm{f}_{\mathrm{L} 2}=1.2 \mathrm{MHz}$ |  | 131 | $\mathrm{~dB} \mu \mathrm{~V}$ |  |
| CP1 ${ }_{\mathrm{MIX} 1}$ | 1dB Compression Point | $\mathrm{f}_{\mathrm{IN}}=1 \mathrm{MHz}$ |  | 110 | $\mathrm{~dB} \mu \mathrm{~V}$ |  |
| CAdj1 | Value of the minimum adjusting <br> capacitance step | T1A3-0 set to 1000 | 0.38 | pF |  |  |

AM Wide \& Narrow AGC
Ref: AM Test Circuit; measure input at $\mathrm{V}_{\text {Mix1amin }}$ and $\mathrm{V}_{\text {MIX2Amin }}$, output at $\mathrm{V}_{\text {Amagciamp }}$ and $\mathrm{V}_{\text {Amagcipin }}$

| VWAGCMIN | Open Loop WIDE AGC Minimum Starting Point | fWAGCIN $=999 \mathrm{kHz}$, AAGW1-0 set to 11 ; $\mathrm{V}_{\text {MIX1AMIN }}$ at which $\mathrm{V}_{\text {AMAGC1AMP }}=2.5 \mathrm{~V}$ | 95 | $\mathrm{dB} \mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {Wagcmax }}$ | Open Loop WIDE AGC Maximum Starting Point | $f_{\text {WAGCIN }}=999 \mathrm{kHz}$, AAGW1-0 set to $00 ; \mathrm{V}_{\text {MIX1AMIN }}$ at which $\mathrm{V}_{\text {AMAGC1AMP }}=2.5 \mathrm{~V}$ | 101 | $\mathrm{dB} \mu \mathrm{V}$ |
| $V_{\text {NAGCMIN }}$ | Open Loop NARROW AGC Minimum Starting Point | $f_{\text {NAGCIN }}=10.7 \mathrm{MHz}$, AAGN1-0 set to 11; $\mathrm{V}_{\text {MIX2AMIN }}$ at which $\mathrm{V}_{\text {AMAGC1AMP }}=2.5 \mathrm{~V}$ | 81 | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{V}_{\text {NAGCMAX }}$ | Open Loop NARROW AGC Maximum Starting Point | $f_{\text {NAGCIN }}=10.7 \mathrm{MHz}$, AAGN3-0 set to 00 ; $\mathrm{V}_{\text {MIX2AMIN }}$ at which $\mathrm{V}_{\text {AMAGC1AMP }}=2.5 \mathrm{~V}$ | 87 | $\mathrm{dB} \mu \mathrm{V}$ |
| ROUTAMAGC1 | Output Resistance |  | 23.3 | $\mathrm{K} \Omega$ |
| $I_{\text {amagcipin }}$ | Maximum Antenna Attenuation Diode Current | $f_{\text {WAGCIN }}=999 \mathrm{kHz} ; \mathrm{V}_{\text {MIX1AMIN }}=$ $120 \mathrm{~dB} \mu \mathrm{~V}$; AAGW1-0 set to 00 | 1.4 | mA |

## ELECTRICAL CHARACTERISTICS (Continued)

AM Mixer 2
Ref: AM Test Circuit; measure input at $\mathrm{V}_{\text {MIX2AMIN }}$, output at $\mathrm{V}_{\text {MIX2OUT }}$ (switches must be in position 2 for AGC measurements).

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RIN,MIX2 | Input Resistance |  |  | 5 |  | $\mathrm{K} \Omega$ |
| $\mathrm{G}_{\mathrm{MIX} 2}$ | Maximum conversion Gain | $\mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz}$ |  | 25 |  | dB |
| $\mathrm{IP}_{3 \text { MIX2 }}$ | 3rd Order Intermodulation Distortion Intercept Point | $\begin{aligned} & \mathrm{f}_{\mathrm{d}}=10.7 \mathrm{MHz} ; \mathrm{f}_{\mathrm{u} 1}=10.8 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{u} 2}=10.9 \mathrm{MHz} \end{aligned}$ |  | 117 |  | $\mathrm{dB} \mu \mathrm{V}$ |
| CP1 MIX2 | 1dB Compression Point | $\mathrm{fin}_{\mathrm{N}}=10.7 \mathrm{MHz}$ |  | 107 |  | $\mathrm{dB} \mu \mathrm{V}$ |
| CAdj2 | Value of the minimum adjusting capacitance step | T2A3-0 set to 0001 |  | 1.57 |  | pF |
| AGC MIXSP | AGC2 Starting Point on Mixer 2 | $\mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz}$; Value of <br> $\mathrm{V}_{\text {MIX2AMIN }}$ for which $\mathrm{V}_{\text {MIXZOUT }}$ is <br> 1dB compressed; <br> IF2A1-0 set to 10 |  | 48 |  | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{AGC}_{\text {MIXIS }}$ | AGC2 intervention slope on Mixer 2 | $\mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz}: \Delta \mathrm{V}_{\mathrm{MIX2O}}$ out for $\Delta V_{\text {MIX2AMIN }}=1 \mathrm{~dB}$; <br> IF2A1-0 set to 10 |  | 0.1 |  | $\mathrm{dB} / \mathrm{dB}$ |
| AGCMIXR | AGC2 Range on Mixer 2 | $\mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz}$; Range of $\mathrm{V}_{\text {MIX2AMIN }}$ above AGC $_{\text {MIXSP }}$ for which $\mathrm{V}_{\text {MIX2OUT }}$ is not increasing linearly with a $1 \mathrm{~dB} / \mathrm{dB}$ slope; IF2A1-0 set to 10 | 50 |  |  | dB |

AM IF2 Amplifier
Ref: AM Test Circuit; $\mathrm{f}_{\mathrm{IN}}=450 \mathrm{KHz}$, measure input at $\mathrm{V}_{\text {IF2AMPIN }}$, output at $\mathrm{V}_{\text {IF2AMPOUT }}$ (switches must be in position 1).

| RIN,IF2AMP | Input Resistance |  | 2 | K $\Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{G}_{\text {IF2ampmin }}$ | Minimum Gain | $\begin{aligned} & \mathrm{V}_{\text {IF2AMPIN }}=10 \mathrm{~dB} \mu \mathrm{~V} \text {; } \\ & \text { IF2A1-0 set to } 00 \end{aligned}$ | 50 | dB |
| $\mathrm{G}_{\text {IF2AMPMAX }}$ | Maximum Gain | $\begin{aligned} & \mathrm{V}_{\text {IF2AMPIN }}=10 \mathrm{~dB} \mu \mathrm{~V} \text {; } \\ & \text { IF2A1-0 set to } 11 \end{aligned}$ | 59 | dB |
| AGCAMPSP | AGC2 Starting Point on IF2 Amp | Value of VIF2AMPIN for which <br> $V_{\text {IF2AMPOUT }}$ is 1 dB compressed, <br> IF2A1-0 set to 01 | 60 | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{AGC}_{\text {AMPR }}$ | AGC2 Range on IF2 Amp | $\mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHzRange}$ of $\mathrm{V}_{\text {IF2AMPIN }}$ above AGCAMPSP for which $\mathrm{V}_{\text {IF2AMPOUT }}$ is not increasing linearly with a $1 \mathrm{~dB} / \mathrm{dB}$ slope; IF2A1-0 set to 01 | 33 | dB |
| AGCAMPIS | AGC2 intervention slope on IF2 Amp | $\mathrm{f}_{\mathrm{IN}}=10.7 \mathrm{MHz} ; \Delta \mathrm{V}_{\text {IF2AMPOUT }}$ for $\Delta V_{\text {IF2AMPIN }}=1 \mathrm{~dB}$; <br> IF2A1-0 set to 1 | 0.1 | $\mathrm{dB} / \mathrm{dB}$ |
| AGCTCR | AGC2 Time Constant Ratio | Ratio of AGC2 "reception" Time Constant and "seek" Time Constant | 150/5 | s/s |

13/38

ELECTRICAL CHARACTERISTICS (Continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| IFAMST | AM IF2 Output Level at pin 28 | VIF2AMPIN $=72 \mathrm{dBmV} ;$ <br> AMSTEREO set to 1 |  | 106 |  | $\mathrm{~dB} \mu \mathrm{~V}$ |
| IFAMSTcurr | Current Capability of pin 28 | AMSTEREO set to 1 |  | 150 | $\mu \mathrm{~A}$ |  |

AM Field Strength Meter and Field Strength Station Detector
Ref: AM Test Circuit; $f_{\mathrm{IN}}=10.7 \mathrm{MHz}$, measure input at $\mathrm{V}_{\text {MIX2AMIN }}$, outputs at $\mathrm{V}_{\text {AMSMETER }}$ and at $\mathrm{V}_{\text {AMSD }}$ (switches in position 2).

| AMSM1 | AM Smeter 1 at $\mathrm{V}_{\text {AMSMETER }}$ | $\mathrm{V}_{\text {MIX2AMIN }}=40 \mathrm{~dB} \mu \mathrm{~V}$ | 1.4 | V |
| :---: | :---: | :---: | :---: | :---: |
| AMSM2 | AM Smeter 2 at $\mathrm{V}_{\text {AMSMETER }}$ | $\mathrm{V}_{\text {MIX2AMIN }}=60 \mathrm{~dB} \mu \mathrm{~V}$ | 3.4 | V |
| AMSM3 | AM Smeter 3 at $\mathrm{V}_{\text {AMSMETER }}$ | $\mathrm{V}_{\text {MIX2AMIN }}=80 \mathrm{~dB} \mu \mathrm{~V}$ | 4.8 | V |
| AMSD ${ }_{\text {MIN }}$ | Station Detector Minimum Threshold | $\mathrm{V}_{\text {MIX2AMIN }}$ at which $\mathrm{V}_{\text {AMSD }}=2.5 \mathrm{~V}$; ASS3-0 set to 0000, SEEK set to 1 | 27 | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{AMSD}_{\text {MAX }}$ | Station Detector Maximum Threshold | $\mathrm{V}_{\text {MIX2AMIN }}$ at which $\mathrm{V}_{\text {AMSD }}=2.5 \mathrm{~V}$; ASS3-0 set to 1111, SEEK set to 1 |  | $\mathrm{dB} \mu \mathrm{V}$ |

IF Counter Output
Ref: AM \& FM Test Circuit, measure at pin 28

| IFC | FM IFC Sensitivity | VFMLIMIN at which Vpin 28 $=$ <br> 2.5V, SEEK set to 1, EW2-0 set <br> to 101, IFS2-0 set 010 010 |  | 34 | $\mathrm{~dB} \mu \mathrm{~V}$ |
| :---: | :--- | :--- | :--- | :--- | :---: |
| IFC $_{\text {AM }}$ | AM IFC Sensitivity | VIF2AMPIN at which Vpin 28 $=$ <br> 2.5V, SEEK set to 1, EW2-0 set <br> to 011, IF2-0 set to 100, AMFM <br> STBY1-0 set to 10 | 29 | $\mathrm{~dB} \mu \mathrm{~V}$ |  |
| IFC $_{\text {current }}$ | IFC Current Capability |  |  | 150 | $\mu \mathrm{~A}$ |

## SD output Impedance

Measure output at $\mathrm{V}_{\text {FMSD }}$

| SDIMP,ON | SD output impedance | SDDIS set to 0 |  |  | 700 | $\Omega$ |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| SDIMP,TS | SD output impedance (Tri-State) | SDDIS set to 1 | 7 |  |  | $\mathrm{M} \Omega$ |

## Loop Filter Input/Output

(LP_IN1, LP_IN2, LP_IN3, LP_OUT)

| $-\mathrm{I}_{\mathrm{N}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND} ; \mathrm{PD}_{\text {out }}=$ Tristate | -2 | 0 | 2 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{PD}_{\text {out }}=$ Tristate | -2 | 0 | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Voltage Low | $\mathrm{I}_{\mathrm{IN}}=-0.2 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=8.5 \mathrm{~V}$ |  |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OUT}}=0.2 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=8.5 \mathrm{~V}$ | 8 |  |  | V |
| IOUT | Output Current Sink | $\mathrm{V}_{\mathrm{PLL}}=8.5 \mathrm{~V} ;$ | 10 |  |  | mA |
| IOUT | Output Current Source | $\mathrm{V}_{\text {Out }}=0.5$ to 8 V | 10 |  |  | mA |

## ELECTRICAL CHARACTERISTICS (Continued)

$I^{2} \mathrm{C}$ Bus Interface

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {f SCL }}$ | SCL Clock Frequency |  |  | 100 | 500 | KHz |
| $\mathrm{t}_{\mathrm{AA}}$ | SCL Low to SDA Data Valid |  |  | 300 |  | ns |
| tbuf | Time the Bus Must Be Free for the New Transmission |  |  | 4.7 |  | $\mu \mathrm{s}$ |
| thd-sta | START Condition hold Time |  |  | 4.0 |  | $\mu \mathrm{s}$ |
| tlow | Clock Low Period |  |  | 4.7 |  | $\mu \mathrm{s}$ |
| thigh | Clock High Period |  |  | 4.0 |  | $\mu \mathrm{s}$ |
| tsu-sDA | Start Condition Setup Time |  |  | 4.7 |  | $\mu \mathrm{s}$ |
| thD-DAT | Data Input Hold Time |  |  | 0 |  | $\mu \mathrm{s}$ |
| tsu-DAT | Date Input Setup Time |  |  | 250 |  | ns |
| $t_{R}$ | SDA \& SCL Rise Time |  |  |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | SDA \& SCL Full Time |  |  |  |  | $\mu \mathrm{s}$ |
| tsu-sto | Stop Condition Setup Time |  |  | 4.7 |  | $\mu \mathrm{s}$ |
| tDH | DATA OUT Time |  |  | 300 |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | 1 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input High Voltage |  | 3 |  |  | V |

Figure 1. AM Test Circuit


Figure 2. FM Test Circuit


### 1.0 FM SECTION

Featuring a single conversion configuration, it comprises a multi-stage IF limiter whose gain is $I^{2} \mathrm{C}$ controlled and a quadrature demodulator with detuning and adjacent channel detectors. Signal meter and stop station functions are also supported

### 2.0 AM SECTION

AM signal is converted by means of UP-DOWN configuration (IF1 $=10.7 \mathrm{MHz}$, $\mathrm{IF} 2=450 \mathrm{KHz}$ ) and $\mathrm{MW} / \mathrm{LW}$ bands are covered.

### 3.0 PLL SECTION

Three operating modes are available:

| PM0 | PM1 | Operating Mode |
| :---: | :---: | :---: |
| 0 | 0 | Standby |
| 1 | 0 | AM |
| 0 | 1 | not used |
| 1 | 1 | FM |

They are user programmable with the mode PM registers.

### 3.1 Standby mode

It stops all functions. This allows low current consumption without loss of information in all registers. The pin LPOUT is forced to $O V$ in power on. All data registers are set to $F E$ (11111110). The oscillator does not run in standby mode.

### 3.2 FM and AM Operation

The FM or AM signal applies to a $32 / 33$ prescaler, which is controlled by a 5 bit counter (A). The 5 bit register (PC0 to PC4) controls this divider.
The output of the prescaler connects to a 11 bit divider (B). The 11 bit register (PC5 to PC15) controls the divider 'B'.

### 3.2.1 THREE STATE PHASE COMPARATOR

The phase comparator generates a phase error signal according to phase difference between fSYN and fREF. This phase error signal drives the charge pump current generator.

### 3.2.2 CHARGE PUMP CURRENT GENERATOR

This stage generates signed pulses of current. The phase error signal decides the duration and polarity of those pulses. The current absolute values are programmable by A0, A1, A2 registers for high current and B0, B1 registers for low current.

### 3.2.3 LOW NOISE CMOS OP-AMP

An internal voltage divider at pin VREF connects the positive input of the low noise Op-Amp. The charge pump output connects the negative input. This internal amplifier in cooperation with external components can provide an active filter. The negative input is switchable to three input pins (LPIN 1, LPIN 2 and LPIN 3), to increase the flexibility in application. This feature allows two separate active filters for different applications.A logical "1" in the LPIN $1 / 2$ register activates pin LPIN 1, otherwise pin LPIN 2 is active. While the high current mode is activated LPIN 3 is switched on.

### 3.2.4 INLOCK DETECTOR

The charge pump is switched in low current mode as the truth table and the related figure shows.

| CURRHIGH | LOCKENA | LOCK (by inlock detector) | Charge PumpCurrent |
| :---: | :---: | :---: | :---: |
| 0 | $X$ | $X$ | low current |
| 1 | 1 | 1 | low current |
| 1 | 1 | 0 | High current |
| 1 | 0 | 1 | High current |
| 1 | 0 | 0 | High current |

The charge pump is forced in low current mode when a phase difference of $10-40$ usec is reached.
A phase difference larger than the programmed values will switch the charge pump immediately in the high current mode.
Few programmable delays are available for inlock detection.

### 4.0 IF COUNTER SYSTEM FOR AM/FM

The IF counter mode is controlled by IFCM register:

| IFCM1 | IFCM0 | FUNCTION |
| :---: | :---: | :---: |
| 0 | 0 | NOT USED |
| 0 | 1 | FM MODE |
| 1 | 0 | AM MODE |
| 1 | 1 | NOT USED |

A sample timer to generate the gate signal for the main counter is built with a 14 bit programmable counter to have the possibility to use any frequency. In FM mode a 6.25 KHz , in AM mode a 1 KHz signal is generated. This counter is followed by an asynchronous divider to generate several sampling times.
ADDRESS ORGANIZATION (PLL and IF Counter)

|  |  | MSB |  |  |  |  |  |  |  |  | LSB |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | SUBAD | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |  |  |
| PLL CHARGE PUMP | 00 H | LPIN1/2 | CURRH | B1 | B0 | A3 | A2 | A1 | A0 |  |  |
| LL COUNTER | 01 H | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |  |  |
| PLL COUNTER | 02 H | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 |  |  |
| LL REF COUNTER | 03 H | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |  |  |
| LL REF COUNTER | 04 H | RC15 | RC14 | RC13 | RC12 | RC11 | RC10 | RC9 | RC8 |  |  |
| LL LOCK DETECT | 05 H | LDENA | - | D3 | D2 | D1 | D0 | PM1 | PM0 |  |  |
| FC REF COUNTER | 06 H | IRC7 | IRC6 | IRC5 | IRC4 | IRC3 | IRC2 | IRC1 | IRC0 |  |  |
| FC REF COUNTER | 07 H | IFCM1 | IFCM0 | IRC13 | IRC12 | IRC11 | IRC10 | IRC9 | IRC8 |  |  |
| FC CONTROL | 08 H | IFENA | - | - | - | - | EW2 | EW1 | EW0 |  |  |
| C CONTROL | $09 H$ | IFS2 | IFS1 | IFS0 | CF4 | CF3 | CF2 | CF1 | CF0 |  |  |

### 4.1 Intermediate Frequency Main Counter (IFMC)

This counter is a 13-21 bit synchronous autoreload down-counter. Four bits are programmable to have the possibility for an adjust to the frequency of the IF filter. The counter length is automatically adjusted to the chosen sampling time and the counter mode. At the start the counter will be loaded with a defined value which is an equivalent to the divider value (tsample fIF). If a correct frequency is applied to the IF counter frequency inputs IF-AM and IF-FM, at the end of the sampling time the main counter is changing its state from 0 to 1 FFFFFH.This is detected by a control logic. The frequency range inside which a successful count results is detected is adjustable setting bits EW $0,1,2$.

### 4.2 Up-down counter filter

The information coming from the IF main counter control logic is shifted into a 5 bit up down counter circuit clocked by the sampling time signal. At the start (rising edge of the IFENA signal) the counter is set to 10 H and the SSTOP signal is forced to " 1 ". Only when the counter reaches the value 10 H - step, SSTOP goes to " 0 ".SSTOP will be "1" again, if the counter reaches the value $10 \mathrm{~h}+$ step.

Figure 3. Charge Punp Logic


Figure 4. FM and AM operation (swallow mode)


```
ttim = (IFRC + 1)/ fosc
tcnt = (CF + 1697) / fIF FM mode
tcnt = (CF + 44) / flF AM mode
Counter result succeeded:
ttim > tcnt - terr and
ttim > tcnt + terr
Counter result failed:
ttim< tent + terr or
ttim > tcnt - terr
where:
ttim = IF time cycle time
tcnt = IF counter cycle time
terr = discrimination window (controlled by the EW registers)
```



The precision of the measurements is adjustable by controlling the discrimination window. This is adjustable by programming the control registers EW0...EW2.
The measurement time per cycle is adjustable by setting the register IFS0-IFS2.
The center frequency of the discrimination window is adjustable by the control register "CF0" to "CF4". The available values are reported in databyte specification

## $5.0 \mathrm{I}^{2} \mathrm{C}$ BUS INTERFACE

### 5.1 General Description

The TDA7421N supports the I2C bus protocol. This protocol defines the devices sending data into the bus as transmitter and the receiving device as the receiver.
The device that controls the transfer is a master and the device being controlled is the slave. The master will always initiates data transfer and provide the clock to transmit or receive operations.

### 5.2 Data Transition

Data transition on the SDA line must only occur when the clock SCL is low. SDA transitions while SCL is high will be interpreted as START or STOP condition.

### 5.3 Start Condition

A start condition is defined by a HIGH to LOW transition of the SDA line while SCL is at a stable HIGH level. This START condition must precede any command and initiate a data transfer onto the bus. The TDA7421N continuously monitors the SDA and SCL lines for a valid START and will not response to any command if this condition has not been met.

### 5.4 Stop condition

A STOP condition is defined by a LOW to HIGH transition of the SDA while the SCL line is at a stable HIGH level. This condition terminate the communication between the devices and force's the bus interface of the TDA7421N into the initial condition.

Figure 5. Phase Comparator


### 5.5 Acknowledge

Indicates a successful data transfer. The transmitter will release the bus after sending 8 bit of data. During the 9th clock cycle the receiver will pull the SDA line to LOW level to indicate it has received the eight bits of data correctly.

### 5.6 Data transfer

During data transfer the TDA7421N samples the SDA line on the leading edge of the SCL clock, Therefore, for proper device operation the SDA line must be stable during the SCL LOW to HIGH transition.

### 5.7 Device Addressing

To start the communication between two devices, the bus master must initiate a start instruction sequence, followed by an eight bit word corresponding to the address of the device it is addressing. The most significant 6 bits of the slave address identify the device type.
The TDA7421N device code is fixed as "110001".
The next significant bit is used either to address the tuner section (1) or the PLL section (0) of the chip.
Following a START condition the master sends slave address word; the TDA7421N will "acknowledge" after this first transmission and wait for a second word (the word address field). This 8 bit address field provides an access to any of the 8 internal addresses. Upon receipt of the word address the TDA7421N slave device will respond with an "acknowledge".
At this time, all the following words transmits to the TDA7421N will be considered as data.The internal address will be automatically incremented. After each word receipt the TDA7421N will answer with an "acknowledge". The interface protocol comprises:

- a subaddress byte
- a sequence of data ( N -bytes + acknowledge)
- a stop condition (P)
- a start condition (S)
- a chip address byte

TDA7421N

CONTROL REGISTER FUNCTION

| REGISTER NAME |  |
| :---: | :--- |
| PC | Programmable Counter for VCO Frequency |
| RC | Reference Counter PLL |
| IRC | Reference Counter IF |
| IFCM | IF Counter Mode |
| EW | Frequency Error Window |
| IFENA | Enable IF Counter |
| CF | Center Frequency IF Counter |
| IFS | Sampling Time IF Counter |
| PM | Stby, FM, AM, AM swallow mode (PLL Mode) |
| D | Programmable Delay for Lock Detector |
| LPIN1/2 | Loop Filter Input Select |
| A | Charge Pump High Current |
| B | Charge Pump Low Current |
| LDENA | Lock Detector Enable |
| CURRH | Set Current High |

Figure 6. IF Counter Block Diagram


Figure 7. $1^{2} \mathrm{C}$ Bus Timing Diagram


### 5.8 Frame Example

For addressing the PLL part:

for the TUNER part:


| ACK: | Acknowledge |
| :--- | :--- |
| S: | Start |
| P: | Stop |
| I: | Page mode |
| T2, T1, T0: | used in test mode (for PLL only, for TUNER addressing they must be 0) |
| A3, A2, A1, A0: | Mode selection |

5.9 TUNER SUBADDRESS

| MSB |  |  |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | I | A3 | A 2 | A 1 | A0 |  |
|  |  |  |  | 0 | 0 | 0 | 0 | FUTATUS |
|  |  |  |  | 0 | 0 | 0 | 1 | FM STOP STATION/FM IF AGC |
|  |  |  |  | 0 | 0 | 1 | 0 | FM SMETER SLIDER/ AM IF2 AMP |
|  |  |  |  | 0 | 0 | 1 | 1 | AM AGC1/AM STOP STATION |
|  |  |  |  | 0 | 1 | 0 | 0 | IFT1/IFT2 |
|  |  |  |  | 0 | 1 | 0 | 1 | FRONT END ADJUSTMENT |
|  |  |  |  | 0 | 1 | 1 | 0 | FM DEMOD ADJUSTMENT |
|  |  |  |  | 0 | 1 | 1 | 1 | FM AUDIO MUTE GAIN/FM IF BUFFERS/ <br> FM SOFT MUTE |
|  |  |  |  | 1 | 0 | 0 | 1 | TUNER TESTING |
|  |  |  | 0 |  |  |  |  | Page mode disabled |
|  |  |  | 1 |  |  |  |  | Page mode enabled |
| 0 | 0 | 0 |  |  |  |  |  | must be "0" |

### 5.10 PLL SUBADDRESS

| MSB |  |  |  |  |  |  | LSB | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T3 | T2 | T1 | I | A3 | A2 | A1 | A0 |  |
|  |  |  |  | 0 | 0 | 0 | 0 | Charge pump control |
|  |  |  |  | 0 | 0 | 0 | 1 | PLL counter 1 (LSB) |
|  |  |  |  | 0 | 0 | 1 | 0 | PLL counter 2 (MSB) |
|  |  |  |  | 0 | 0 | 1 | 1 | PLL reference counter 1 (LSB) |
|  |  |  |  | 0 | 1 | 0 | 0 | PLL reference counter 2 (MSB) |
|  |  |  |  | 0 | 1 | 0 | 1 | PLL lockdetector control and PLL mode select |
|  |  |  |  | 0 | 1 | 1 | 0 | IFC reference counter 1 (LSB) |
|  |  |  |  | 0 | 1 | 1 | 1 | IFC reference counter 2 (MSB) and IFC mode select |
|  |  |  |  | 1 | 0 | 0 | 0 | IF counter control 1 |
|  |  |  |  | 1 | 0 | 0 | 1 | IF counter control 2 |
|  |  |  | 0 |  |  |  |  | Page mode disabled |
|  |  |  | 1 |  |  |  |  | Page mode enabled |

$\mathrm{T} 1, \mathrm{~T} 2, \mathrm{~T} 3$ are used for testing the PLL, in application mode they have to be " 0 ".

### 6.0 PLL DATA BYTE SPECIFICATION

### 6.1 CHARGE PUMP CONTROL

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  |  |  | 0 | 0 | 0 | 0 | High current $=0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 0 | 0 | 1 | High current $=0.5 \mathrm{~mA}$ |
|  |  |  |  | 0 | 0 | 1 | 0 | High current $=1.0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 0 | 1 | 1 | High current $=1.5 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 0 | 0 | High current $=2.0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 0 | 1 | High current $=2.5 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 1 | 0 | High current $=3.0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 1 | 1 | High current $=3.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 0 | 0 | 1 | High current $=4.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 0 | 1 | 0 | High current $=5.0 \mathrm{~mA}$ |
|  |  |  |  | 1 | 0 | 1 | 1 | High current $=5.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 0 | 0 | High current $=6.0 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 0 | 1 | High current $=6.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 1 | 0 | High current $=7.0 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 1 | 1 | High current $=7.5 \mathrm{~mA}$ |
|  |  | 0 | 0 |  |  |  |  | Low current $=0 \mu \mathrm{~A}$ |
|  |  | 0 | 1 |  |  |  |  | Low current $=15 \mu \mathrm{~A}$ |
|  |  | 1 | 0 |  |  |  |  | Low current $=100 \mu \mathrm{~A}$ |
|  |  | 1 | 1 |  |  |  |  | Low current $=115 \mu \mathrm{~A}$ |
|  | 0 |  |  |  |  |  |  | Select low Current |
|  | 1 |  |  |  |  |  |  | Select high Current |
| 0 |  |  |  |  |  |  |  | Select loop filter 1 |
| 1 |  |  |  |  |  |  |  | Select loop filter 2 |
| LPIN1/2 | CURRH | B1 | B0 | A3 | A2 | A1 | A0 | Suba |

### 6.2 PLL COUNTER 1 (LSB)

| MSB |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | LSB $=1$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LSB $=2$ |  |
| all combinations allowed |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | LSB $=252$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | LSB $=253$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | LSB $=254$ | Subaddress $=01 \mathrm{H}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | LSB $=255$ |  |
| PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | Bit name |  |

### 6.3 PLL COUNTER 2 (MSB)

| MSB |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MSB $=256$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MSB $=512$ |  |
| all combinations allowed |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | MSB $=64768$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | MSB $=65024$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | MSB $=65280$ | Subddress $=02 \mathrm{H}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | MSB $=65536$ |  |
| PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | Bit name |  |

Swallow mode: fvco/fsyn = LSB + MSB + 32

### 6.4 PLL REFERENCE COUNTER 1 (LSB)

| MSB |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | LSB $=1$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LSB $=2$ |  |
| all combinations allowed |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | LSB $=252$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | LSB $=253$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | LSB $=254$ | Subaddress $=03 \mathrm{H}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | LSB $=255$ |  |
| RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | Bit name |  |

### 6.5 PLL REFERENCE COUNTER 2 (MSB)

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MSB $=0$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MSB $=256$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MSB $=512$ |
| all combinations allowed |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | MSB $=64768$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | MSB $=65024$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | MSB $=65280$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | MSB $=65536$ |
| RC15 | RC14 | RC13 | RC12 | RC11 | RC10 | RC9 | RC8 | Bit name |

[^0]6.6 LOCK DETECTOR \& PLL MODE CONTROL

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  |  |  |  |  | 0 | 0 | PLL standby mode |
|  |  |  |  |  |  | 0 | 1 | PLL AM |
|  |  |  |  |  |  | 1 | 0 | not used |
|  |  |  |  |  |  | 1 | 1 | PLL FM mode |
|  |  |  |  | 0 | 0 |  |  | PD phase difference threshold 10ns |
|  |  |  |  | 0 | 1 |  |  | PD phase difference threshold 20ns |
|  |  |  |  | 1 | 0 |  |  | PD phase difference threshold 30ns |
|  |  |  |  | 1 | 1 |  |  | PD phase difference threshold 40ns |
|  |  | 0 | 0 |  |  |  |  | Not used in application mode |
|  |  | 0 | 1 |  |  |  |  | Activation delay $=4 \cdot \mathrm{f}_{\text {ref }}$ |
|  |  | 1 | 0 |  |  |  |  | Activation delay $=6 \cdot \mathrm{f}_{\text {ref }}$ |
|  |  | 1 | 1 |  |  |  |  | Activation delay $=8 \cdot f_{\text {ref }}$ |
| 0 |  |  |  |  |  |  |  | No lock detector controlled chargepump |
| 1 |  |  |  |  |  |  |  | Lock detector controlled chargepump |
| LDENA |  | D3 | D2 | D1 | D0 | PM1 | PM0 | Bit name Subaddress $=05 \mathrm{H}$ |

### 6.7 IF COUNTER REFERENCE CONTROL 1 (LSB)

| MSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB $=0$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | LSB $=1$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LSB $=2$ |
| all combinations allowed |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | LSB $=252$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | LSB $=253$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | LSB $=254$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | LSB $=255$ |
| IRC7 | IRC6 | IRC5 | IRC4 | IRC3 | IRC2 | IRC1 | IRC0 | Bit name Subaddress $=06 H$ |

TDA7421N
6.8 IF COUNTER REFERENCE CONTROL 2 (MSB) AND IF COUNTER MODE SELECT

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MSB $=0$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MSB $=256$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MSB $=512$ |
| all combinations allowed |  |  |  |  |  |  |  |  |
|  |  | 1 | 1 | 1 | 1 | 0 | 1 | MSB $=15616$ |
|  |  | 1 | 1 | 1 | 1 | 1 | 0 | MSB $=15872$ |
| 0 | 0 |  |  |  |  |  |  | NOT USED IN APPLICATION MODE |
| 0 | 1 |  |  |  |  |  |  | IF counter FM mode |
| 1 | 0 |  |  |  |  |  |  | IF counter AM mode |
| 1 | 1 |  |  |  |  |  |  | not used |
| IFCM1 | IFCM0 | IRC13 | IRC12 | IRC11 | IRC10 | IRC9 | IRC8 | Bit name |

fosc/ftim $=$ LSB + MSB +1

### 6.9 IF COUNTER CONTROL 1

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | FUNCTION |
|  |  |  |  |  | 0 | 0 | 0 | don't use |
|  |  |  |  |  | 0 | 0 | 1 | don't use |
|  |  |  |  |  | 0 | 1 | 0 | don't use |
|  |  |  |  |  | 0 | 1 | 1 | EW delta $f= \pm 6.25 \mathrm{KHz}(\mathrm{FM}) ; \pm 1 \mathrm{KHz}(\mathrm{AM})$ |
|  |  |  |  |  | 1 | 0 | 0 | EW delta $f= \pm 12.5 \mathrm{KHz}(\mathrm{FM}) ; \pm 2 \mathrm{KHz}(\mathrm{AM})$ |
|  |  |  |  |  | 1 | 0 | 1 | EW delta $\mathrm{f}= \pm 25 \mathrm{KHz}(\mathrm{FM}) ; \pm 4 \mathrm{KHz}(\mathrm{AM})$ |
|  |  |  |  |  |  | 1 | 1 | 1 |
| 0 |  |  |  |  |  |  |  | EW delta $\mathrm{f}= \pm 100 \mathrm{KHz}(\mathrm{FM}) ; \pm 16 \mathrm{KHz}(\mathrm{AM})$ |
| 1 |  |  |  |  |  |  |  | IF counter disabled $/$ stand by |
| IFENA |  |  |  |  | EW2 | EW1 | EW0 | Bit name |

6.10 IF COUNTER CONTROL 2


29/38

TDA7421N

### 7.0 TUNER DATA BYTE SPECIFICATION

### 7.1 ADDRESS ORGANIZATION (Tuner AM/FM)

| FUNCTION | SUBAD | MSbit |  |  |  |  |  |  | LSbit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| STATUS | 00H | N.U. | FMMUTE | FMADJ | $\begin{array}{\|c\|} \hline \text { AM } \\ \text { STEREO } \end{array}$ | SEEK | AM/FM/ STBY | AM/FM/ STBY | AM/FM/ STBY |
| FM STOP STATION/ FM IF AGC | 01H | FAG2 | FAG1 | FAG0 | FSS4 | FSS3 | FSS2 | FSS1 | FSS0 |
| FM SMETER SLIDER/ AM IF2 AMP | 02H | FSL4 | FSL3 | FSL2 | FSL1 | FSL0 | IF2A1 | IF2A0 | N.U. |
| AM AGC1/AM STOP STATION | O3H | ASS3 | ASS2 | ASS1 | ASSO | AAGN1 | AAGNO | AAGW1 | AAGW0 |
| IFT1/IFT2 | 04H | T2A3 | T2A2 | T2A1 | T2A0 | T1A3 | T1A2 | T1A1 | T1A0 |
| FRONT END ADJUSTMENT | 05H | ANA3 | ANA2 | ANA1 | ANAO | RFA3 | RFA2 | RFA1 | RFAO |
| FM DEMOD ADJUSTMENT | 06H | N.U. | DEM6 | DEM5 | DEM4 | DEM3 | DEM2 | DEM1 | DEM0 |
| FM AUDIO MUTE GAIN/FM IF BUFFERS/ FM SOFT MUTE | 07H | FSM3 | FSM2 | FSM1 | FSM0 | FFBL1 | FBL0 | AUM1 | AUM0 |
| FM HOLE DETECTOR/ FM DETUNING | 08H | BWM2 | BWM1 | BWM0 | HDM4 | HDM3 | HDM2 | HDM1 | HDM0 |
| TUNER TESTING | 09H | PLLTEST | T2 | T1 | T0 | SDDIS | BWDIS | HDDID | SMDIS |

7.2 STATUS (subaddress 00H)

| MSB |  |  |  |  |  |  | LSB | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S6 | S5 | S4 | S3 | S2 | S1 | S0 |  |
|  | FMMUTE | FMADJ | AMSTEREO | SEEK | AM/FM/ STBY | AM/FM/ STBY | AM/FM/ STBY |  |
|  |  |  |  |  | 0 | 0 | 0 | Stand by |
|  |  |  |  |  | 0 | 0 | 1 | FM on |
|  |  |  |  |  | 0 | 1 | 0 | AM on (/6) |
|  |  |  |  |  | 1 | 1 | 0 | AM on (/10) |
|  |  |  |  |  | 1 | 0 | 0 | AM on (/8) |
|  |  |  |  | 0 |  |  |  | RECEPTION |
|  |  |  |  | 1 |  |  |  | SEEK |
|  |  |  | 0 |  | AM | AM | AM | AM IFC Out |
|  |  |  | 1 |  | AM | AM | AM | AM Stereo OUT |
|  | 0 | 1 |  |  | FM | FM | FM | FM on for demodulator adjustment, demod on |
|  | 1 | 1 |  |  | FM | FM | FM | FM on for demodulator adjustment, demod muted |

### 7.3 FM STOP STATION / FM IF AGC (subaddress 01H)



### 7.4 FM SMETER SLIDERUIF2 AMPLIFIER (subaddress 02H)

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| FSL4 | FSL3 | FSL2 | FSL1 | FSL0 | IF2A1 | IF2A0 |  | LSB |
| FMsmeter <br> slider <br> MSB | FMsmeter <br> slider | FMsmeter <br> slider | FMsmeter <br> slider | FMsmeter <br> sliderr <br> LSB | AM <br> if2Amp <br> MSB | AM <br> if2Amp <br> LSB |  | FM SMETERSLIDING (mV) |
| 0 | 0 | 0 | 0 | 0 |  |  |  | 0 |
| 0 | 0 | 0 | 0 | 1 |  |  |  | 48 |
| X | X | X | X | X |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 |  |  |  | 1500 |
|  |  |  |  |  |  |  |  |  |

TDA7421N
7.5 AM STOP STATION / AM AGC1 (subaddress 03H)

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| ASS3 | ASS2 | ASS1 | ASS0 | AAGN1 | AAGN0 | AAGW1 | AAGW0 |  |
| $\begin{array}{c}\text { AM } \\ \text { stopstation } \\ \text { MSB }\end{array}$ | $\begin{array}{c}\text { AM } \\ \text { stopstation }\end{array}$ | $\begin{array}{c}\text { AM } \\ \text { stopstation }\end{array}$ | $\begin{array}{c}\text { AM } \\ \text { stopstation } \\ \text { LSB }\end{array}$ | $\begin{array}{c}\text { AMnagc } \\ \text { MSB }\end{array}$ | $\begin{array}{c}\text { AMnagc } \\ \text { LSB }\end{array}$ | $\begin{array}{c}\text { AMwagc } \\ \text { MSB }\end{array}$ | $\begin{array}{c}\text { AMwagc } \\ \text { LSB }\end{array}$ | AM WAGC THRESHOLD |
|  |  |  |  |  |  | 0 | 0 | Minimum sensitivity |
|  |  |  |  |  |  | X | X |  |
|  |  |  |  |  |  | 1 | 1 | Maximum sensitivity |
|  |  |  |  |  |  |  |  | all comb. allowed |$]$

7.6 IFT1/IFT2 (subaddress 04H)


### 7.7 FRONT END ADJUSTMENT (subaddress 05H)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANA3 | ANA2 | ANA1 | ANAO | RFA3 | RFA2 | RFA1 | RFAO |  |
| ANT adjustm $\pm$ | ANT adjustm MSB | ANT adjustm | ANT adjustm LSB | RF adjustm $\pm$ | RF adjustm MSB | RF adjustm | RF adjustm LSB | Voffset RF varicap / VPLL |
|  |  |  |  | X | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 0 | 0 | 1 | -3.6\% |
|  |  |  |  | 0 | 0 | 1 | 0 | -7.2\% |
|  |  |  |  | 0 | 1 | 0 | 0 | -14.3\% |
|  |  |  |  | 0 | 1 | 1 | 1 | -25\% |
|  |  |  |  | 1 | 0 | 0 | 1 | 3.6\% |
|  |  |  |  | 1 | 0 | 1 | 0 | 7.2\% |
|  |  |  |  | 1 | 1 | 0 | 0 | 14.3\% |
|  |  |  |  | 1 | 1 | 1 | 1 | 25\% |
|  |  |  |  |  | combina | ons allow |  |  |
|  |  |  |  |  |  |  |  | Voffset antenna varicap / VPLL |
| X | 0 | 0 | 0 |  |  |  |  | 0 |
| 0 | 0 | 0 | 1 |  |  |  |  | -3.6\% |
| 0 | 0 | 1 | 0 |  |  |  |  | -7.2\% |
| 0 | 1 | 0 | 0 |  |  |  |  | -14.3\% |
| 0 | 1 | 1 | 1 |  |  |  |  | -25\% |
| 1 | 0 | 0 | 1 |  |  |  |  | 3.6\% |
| 1 | 0 | 1 | 0 |  |  |  |  | 7.2\% |
| 1 | 1 | 0 | 0 |  |  |  |  | 14.3\% |
| 1 | 1 | 1 | 1 |  |  |  |  | 25\% |
|  | combinat | ons allow |  |  |  |  |  |  |

7.8 FM DEMODULATOR ADJUSTMENT (subaddress 06H)

| MSB |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
|  | DEM6 | DEM5 | DEM4 | DEM3 | DEM2 | DEM1 | DEM0 |  |  |  |  |  |
|  | demadj <br> MSB | demadj | demadj | demadj | demadj | demadj | demadj <br> LSB | ADJUSTMENT CAPACITOR |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | C $_{\text {demod }(=50 f F)}$ |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 C $_{\text {demod }}$ |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $4 C_{\text {demod }}$ |  |  |  |  |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $8 \mathrm{C}_{\text {demod }}$ |  |  |  |  |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $16 C_{\text {demod }}$ |  |  |  |  |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $32 C_{\text {demod }}$ |  |  |  |  |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $64 C_{\text {demod }}$ |  |  |  |  |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $127 C_{\text {demod }}$ |  |  |  |  |
|  |  |  | all combinations allowed |  |  |  |  |  |  |  |  |  |

7.9 FM SOFT MUTE / FM IF AMPLIFIER/FM AUDIO MUTE GAIN (subaddress 07H)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSM3 | FSM2 | FSM1 | FSM0 | FBL1 | FBLO | AUM1 | AUM0 |  |
| $\begin{array}{\|c\|} \hline \text { FM } \\ \text { softmute } \\ \text { MSB } \end{array}$ | FM softmute | FM softmute | $\begin{array}{\|c\|} \hline \text { FM } \\ \text { softmute } \\ \text { LSB } \end{array}$ | buff2 gain | buff2 gain | Mute Depth MSB | Mute Depth LSB | FM SOFT MUTE THRESHOLD |
| 0 | 0 | 0 | 0 |  |  |  |  | Maximum sensitivity |
| X | X | X | X |  |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  | Minimum sensitivity |
| all combinations allowed |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | Audio max mute attenuation |
|  |  |  |  |  |  | 0 | 0 | -5 |
|  |  |  |  |  |  | 0 | 1 | -7.5 |
|  |  |  |  |  |  | 1 | 0 | -10 |
|  |  |  |  |  |  | 1 | 1 | -12.5 |
|  |  |  |  |  |  | all comb | allowed |  |
|  |  |  |  |  |  |  |  | Buffer 2 Gain (dB) |
|  |  |  |  | 0 | 0 |  |  | 10 |
|  |  |  |  | 0 | 1 |  |  | 6 |
|  |  |  |  | 1 | 0 |  |  | 8 |
|  |  |  |  | all else | allowed |  |  |  |

7.10 FM HOLE DETECTOR / FM DETUNING DETECTOR (subaddress 08H)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BWM2 | BWM1 | BWM0 | HDM4 | HDM3 | HDM2 | HDM1 | HDM0 |  |
| BW Slope 30 kHz | BW Slope 15 kHz | $\begin{gathered} \hline \text { BW } \\ \text { Slope } \\ 10 \mathrm{kHz} \end{gathered}$ | Hole det MSB | Hole det | Hole det | Hole det | Hole det LSB | MUTING SENSITIVITY(hole depth) |
|  |  |  | 0 | 0 | 0 | 0 | 0 | Minimum (deep hole) |
|  |  |  | X | X | X | X | X |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | Maximum (shallow hole) |
|  |  |  | all combinations allowed |  |  |  |  |  |
| RECEPTION |  |  |  |  |  |  |  | DETUNING MUTE RANGE (KHz) |
| 0 | 0 | 1 |  |  |  |  |  | 10 |
| 0 | 1 | 0 |  |  |  |  |  | 15 |
| 1 | 0 | 0 |  |  |  |  |  | 30 |
| all else not allowed |  |  |  |  |  |  |  |  |
| SEEK |  |  |  |  |  |  |  | CLAMPING WINDOW |
| 0 | 0 | X |  |  |  |  |  | Not allowed |
| 0 | 1 | 0 |  |  |  |  |  | Faster Clamping Window ( $\pm 1 \mathrm{KHz}$ over Threshold) |
| X | X | X |  |  |  |  |  |  |
| 1 | 1 | 1 |  |  |  |  |  | Slower Clamping Window ( $\pm 4 \mathrm{KHz}$ over Threshold) |
| all combinations allowed |  |  |  |  |  |  |  |  |

### 7.11 TUNER TESTING (subaddress 9H)

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| PLL <br> TEST | T2 | T1 | T0 | SDDIS | BWDIS | HDDIS | SMDIS |  |
| Test <br> mode <br> PLL | Test <br> mode <br> MSB | Test <br> mode | Test <br> mode <br> LSB | SD <br> output <br> Disable | Bandwid <br> th <br> Disable | Hole <br> detector <br> Disable | Soft <br> Mute <br> Disable |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | no test |
|  |  |  |  |  |  |  |  | TEST MODES |
|  |  |  |  |  | 1 | 1 | 0 | Soft Mute Test |
|  |  |  |  |  | 1 | 0 | 1 | Hole Detector Test |
|  |  |  |  |  | 0 | 1 | 1 | Bandwidth Test |
|  |  |  |  | 1 | 1 | 1 | Audio Mute and SD Disabled |  |

$35 / 38$
7.11 TUNER TESTING (subaddress 9H)

| MSB |  |  |  |  |  |  | LSB | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 1 |  |  |  |  | AMSSDAC Test |
|  | 0 | 1 | 0 |  |  |  |  | FMSSDAC Test |
|  | 0 | 1 | 1 |  |  |  |  | FMSMDAC Test |
|  | 1 | 0 | 0 |  |  |  |  | FMHDDAC Test |
|  | 1 | 1 | 0 |  |  |  |  | FMIFAGCDAC Test |
|  | all else not allowed |  |  |  |  |  |  |  |
| 1 |  |  |  |  |  |  |  | PLL Test |

### 8.0 COMPONENT DESCRIPTION

| CF1 | Ceramic filter 10.7 MHz , 180 KHz BW |
| :---: | :---: |
| CF3-CF4 | Ceramic filter 10.7 MHz , 150 KHz BW |
| CF2 | Ceramic filter 450 KHz , 6KHz BW |
| T1 | FM RF transformer Unloaded Q= 69 $3-1=33 / 4 \mathrm{~T}-6-4=3 \mathrm{~T} 0.12 \mathrm{f} 2 \mathrm{UEW}$ CTUNING(3-1)=26.6pF @ 100MHz |
| T2 | AM/FM IF1 transformer <br> Unloaded Q= 70 $\begin{aligned} & 1-3=12 \mathrm{~T}-1-5=6-5-3=6-4-6=2 \mathrm{~T} 0.08 \mathrm{f} 2 \mathrm{UEW} \\ & \operatorname{CINT}(1-3)=51 \mathrm{pF} ; \operatorname{CEXT}(1-3)=5 \mathrm{pF} \end{aligned}$ |
| T3 | AM IF2 transformer <br> Unloaded Q=40 $\begin{aligned} & 1-3=178 \mathrm{~T}-1-2=89 \mathrm{~T}-2-3=89 \mathrm{~T}-4-6=33 \mathrm{~T} 0.05 \nmid 2 \mathrm{UEW} \\ & \operatorname{CINT}(1-3)=180 \mathrm{pF} ; \operatorname{CEXT}(1-3)=20 \mathrm{pF} \end{aligned}$ |
| L2 | ```Oscillator coil Unloaded Q= 8 06-4= 2 1/2T 0.12f2UEW CTUNING(6-4)=36.8pF @ 100MHz``` |
| L6 | ```Demodulator Coil Unloaded Q= 35 \(6-4=27 \mathrm{~T} 0.1\) f2UEW \(\operatorname{CINT}(4-6)=47 \mathrm{pF} ; \operatorname{CEXT}(4-6)=13.5 \mathrm{pF}\)``` |
| AM BPF RC |  |


| DIM. | mm |  |  | inch |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |  |
| A |  |  | 1.60 |  |  | 0.063 |  |  |
| A1 | 0.05 |  | 0.15 | 0.002 |  | 0.006 |  |  |
| A2 | 1.35 | 1.40 | 1.45 | 0.053 | 0.055 | 0.057 |  |  |
| B | 0.18 | 0.23 | 0.28 | 0.007 | 0.009 | 0.011 |  |  |
| C | 0.12 | 0.16 | 0.20 | 0.0047 | 0.0063 | 0.0079 |  |  |
| D |  | 12.00 |  |  | 0.472 |  |  |  |
| D1 |  | 10.00 |  |  | 0.394 |  |  |  |
| D3 |  | 7.50 |  |  | 0.295 |  |  |  |
| E |  | 0.50 |  |  | 0.0197 |  |  |  |
| E |  | 12.00 |  |  | 0.472 |  |  |  |
| E1 |  | 10.00 |  |  | 0.394 |  |  |  |
| E3 |  | 7.50 |  |  | 0.295 |  |  |  |
| L | 0.40 | 0.60 | 0.75 | 0.0157 | 0.0236 | 0.0295 |  |  |
| L1 |  | 1.00 |  |  | 0.0393 |  |  |  |
| K |  | $0^{\circ}($ min. $), 7^{\circ}(\max )$ |  |  |  |  |  |  |




37/38

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

# The ST logo is a registered trademark of STMicroelectronics <br> © 2000 STMicroelectronics - All Rights Reserved 

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com


[^0]:    fOSC/fREF = LSB + MSB + 1

