

November 1992 Revised February 2005

74VHC86

Quad 2-Input Exclusive-OR Gate

General Description

The VHC86 is an advanced high speed CMOS Quad Exclusive OR Gate fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and on two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed: t_{PD} = 4.8 ns (typ) at V_{CC} = 5V
- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max.)} @ T_A = 25 ^{\circ} C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Power down protection is provided on all inputs
- Low Noise: V_{OLP} = 0.8V (Max.)
- Pin and Function Compatible with 74HC86


Ordering Code:

Order Number	Package Number	Package Description				
74VHC86M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
74VHC86SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74VHC86MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74VHC86MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74VHC86N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STS-020B). Device available in Tape and Reel only.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description				
A ₀ -A ₃	Inputs				
B ₀ -B ₃	Inputs				
O ₀ -O ₃	Outputs				

Truth Table

Α	В	0
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

© 2005 Fairchild Semiconductor Corporation

DS011517

www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions (Note 3)

DC Output Current (I_{OUT}) $\pm 25 \text{ mA}$ DC V_{CC}/GND Current (I_{CC}) $\pm 50 \text{ mA}$

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds)

 $V_{CC} = 3.3V \pm 0.3V$ 0 ns/V ~ 100 ns/V $V_{CC} = 5.0V \pm 0.5V$ 0 ns/V ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			T _A = -40°C to +85°C		Units	Conditions	
Syllibol	Farameter		Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	$0.7 V_{\rm CC}$			0.7 V _{CC}		V		
V _{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 – 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3 V_{\rm CC}$	V		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} I_{OI}$	_H = -50 μA
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	Ioi	_H = -4 mA
		4.5	3.94			3.80		V	Ioi	H = -8 mA
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH} I_{OI}$	_ = 50 μA
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	Ioi	_ = 4 mA
		4.5			0.36		0.44	V	Ioi	_ = 8 mA
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$ or	GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$ or	GND

260°C


Noise Characteristics


Cumbal	Dovernator	V _{CC} (V)	T _A = 25°C		Units	Conditions	
Symbol	Parameter		Тур	Limit	Units	Conditions	
V _{OLP} (Note 4)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.3	0.8	V	C _L = 50 pF	
V _{OLV} (Note 4)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.3	-0.8	V	C _L = 50 pF	
V _{IHD} (Note 4)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	
V _{ILD} (Note 4)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	

Note 4: Parameter guaranteed by design.


AC Electrical Characteristics $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $T_A=25^{\circ}C$ V_{CC} (V) Symbol Units Conditions Max Min Max Тур C_L = 15 pF t_{PHL} Propagation Delay 3.3 ± 0.3 7.0 11.0 1.0 13.0 ns 9.5 14.5 1.0 16.5 C_L = 50 pF t_{PLH} $C_L = 15 pF$ 5.0 ± 0.5 1.0 4.8 6.8 $C_L = 50 \text{ pF}$ 8.8 1.0 10.0 6.3 V_CC = Open Input Capacitance 10 10 C_{IN} (Note 5) Power Dissipation Capacitance 18


Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/4 (per gate).






Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






ALL LEAD TIPS $0.90^{+0.15}_{-0.10}$ L2 MAX -C-0.10±0.05



NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABUREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com