## SEMICONDUCTOR™ 74VHC595

## 8-Bit Shift Register with Output Latches

### **General Description**

FAIRCHILD

The VHC595 is an advanced high-speed CMOS Shift Register fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has eight 3-STATE outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

#### Features


- High Speed: t<sub>PD</sub> = 5.4 ns (typ) at V<sub>CC</sub> = 5V
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max)}$  at  $T_A = 25^{\circ}C$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Power down protection is provided on all inputs
- Low noise: V<sub>OLP</sub> = 0.9V (typ)
- Pin and function compatible with 74HC595

## **Ordering Code:**


Order Number	Package Number	Package Description
74VHC595M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74VHC595SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC595MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC595N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbol



## Connection Diagram




© 1999 Fairchild Semiconductor Corporation DS011640.prf


# 74VHC595

in Desc	criptions
Pin Names	Description
SER	Serial Data Input
SCK	Shift Register Clock Input (Active rising edge)
RCK	Storage Register Clock Input (Active rising edge)
SCLR	Reset Input
G	3-STATE Output Enable Input (Active LOW)
Q <sub>A</sub> - Q <sub>H</sub>	Parallel Data Outputs
Q' <sub>H</sub>	Serial Data Output

Trut	ruth Table										
	li	nputs		Function							
SER	SER RCK SCK SCLR G				Function						
Х	Х	Х	Х	н	Q <sub>A</sub> thru Q <sub>H</sub> 3-STATE						
Х	Х	Х	Х	L	${\rm Q}_{\rm A}$ thru ${\rm Q}_{\rm H}$ outputs enabled						
Х	Х	Х	L	L	Shift Register cleared						
					$Q'_{H} = 0$						
L	Х	Ŷ	Н	L	Shift Register clocked						
					$\boldsymbol{Q}_N = \boldsymbol{Q}_{n\text{-}1},  \boldsymbol{Q}_0 = \boldsymbol{S}\boldsymbol{E}\boldsymbol{R} = \boldsymbol{L}$						
Н	Х	Ŷ	Н	L	Shift Register clocked						
					$\textbf{Q}_{N}=\textbf{Q}_{n\text{-}1},\textbf{Q}_{0}=\textbf{SER}=\textbf{H}$						
Х	Ŷ	Х	Н	L	Contents of Shift						
					Register transferred to output latches						

## Timing Diagram





### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (VIN)	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±75 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

## Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>OPR</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 3.3 V \pm 0.3 V$	0 ~ 100 ns/V
$V_{CC} = 5.0 V \pm 0.5 V$	0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>		$T_A = 25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	Units	Conditions	
Symbol		(V)	Min	Тур	Max	Min	Max	Units		
V <sub>IH</sub>	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level	2.0			0.50		0.50	v		
	Input Voltage	3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		v		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		I <sub>OH</sub> = -8 mA
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I <sub>OZ</sub>	3-STATE	5.5			±0.25		±2.5		$V_{IN} = V_{CC}$ or	GND
	Output								$V_{OUT} = V_{CC}$	or GND
	Off-State							μA	$V_{IN}\overline{G} = V_{IH} c$	or V <sub>IL</sub>
	Current									
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5V o	r GND
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0		40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or	GND

## **Noise Characteristics**

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	25°C	Units	Conditions
	r ardifieter	(V)	Тур	Limits		Conditions
V <sub>OLP</sub>	Quiet Output Maximum	5.0	0.9	1.2	v	C <sub>L</sub> = 50 pF
(Note 3)	Dynamic V <sub>OL</sub>				v	
V <sub>OLV</sub>	Quiet Output Minimum	5.0	-0.9	-1.2	V	C <sub>L</sub> = 50 pF
Note 3)	Dynamic V <sub>OL</sub>				v	
/ <sub>IHD</sub>	Minimum HIGH Level	5.0		3.5	V	C <sub>L</sub> = 50 pF
Note 3)	Dynamic Input Voltage				v	
/ <sub>ILD</sub>	Maximum LOW Level	5.0		1.5	V	C <sub>L</sub> = 50 pF
Note 3)	Dynamic Input Voltage				v	

Note 3: Parameter guaranteed by design.

0		V <sub>CC</sub>		$\textbf{T}_{\textbf{A}}=+25^{\circ}\textbf{C}$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$				
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Cond	itions
t <sub>PLH</sub>	Propagation Delay Time	$3.3\pm0.3$		7.7	11.9	1.0	13.5	ns		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	RCK to Q <sub>A</sub> –Q <sub>H</sub>			10.2	15.4	1.0	17.0	115		$C_L = 50 \text{ pl}$
		$5.0\pm0.5$		5.4	7.4	1.0	8.5	ns		C <sub>L</sub> = 15 p
				6.9	9.4	1.0	10.5	115		$C_L = 50 \text{ pl}$
t <sub>PLH</sub>	Propagation Delay Time	$3.3\pm0.3$		8.8	13.0	1.0	15.0	ns		C <sub>L</sub> = 15 p
t <sub>PHL</sub>	SCK-Q'H			11.3	16.5	1.0	18.5	115		C <sub>L</sub> = 50 p
		$5.0\pm0.5$		6.2	8.2	1.0	9.4			C <sub>L</sub> = 15 p
				7.7	10.2	1.0	11.4	ns		C <sub>L</sub> = 50 p
t <sub>PHL</sub>	Propagation Delay Time	$3.3\pm0.3$		8.4	12.8	1.0	13.7			C <sub>L</sub> = 15 p
	SCLR –Q'H			10.9	16.3	1.0	17.2	ns		C <sub>L</sub> = 50 p
		$5.0\pm0.5$		5.9	8.0	1.0	9.1			C <sub>L</sub> = 15 p
				7.4	10.0	1.0	11.1	ns		C <sub>L</sub> = 50 p
t <sub>PZL</sub>	Output Enable Time	$3.3\pm0.3$		7.5	11.5	1.0	13.5		$R_L = 1 \ k\Omega$	C <sub>L</sub> = 15 p
t <sub>PZH</sub>	G to Q <sub>A</sub> -Q <sub>H</sub>			9.0	15.0	1.0	17.0	ns		C <sub>L</sub> = 50 p
		$5.0\pm0.5$		4.8	8.6	1.0	10.0			C <sub>L</sub> = 15 p
				8.3	10.6	1.0	12.0	ns		C <sub>L</sub> = 50 p
t <sub>PLZ</sub>	Output Disable Time	$3.3\pm0.3$		12.1	15.7	1.0	16.2		$R_L = 1 \ k\Omega$	C <sub>L</sub> = 50 p
t <sub>PHZ</sub>	G to Q <sub>A</sub> -Q <sub>H</sub>	$5.0\pm0.5$		7.6	10.3	1.0	11.0	ns		C <sub>L</sub> = 50 p
f <sub>MAX</sub>	Maximum Clock	$3.3\pm0.3$	80	150		70				C <sub>L</sub> = 15 p
	Frequency		55	130		50		MHz		$C_{L} = 50  p$
		$5.0\pm0.5$	135	185		115		NAL IS		C <sub>L</sub> = 15 p
			95	155		85		MHz		C <sub>L</sub> = 50 p
t <sub>OSLH</sub>	Output to Output	$3.3\pm0.3$			1.5		1.5		(Note 4)	$C_{L} = 50  p$
tOSHL	Skew	$5.0\pm0.5$			1.0	1	1.0	ns		C <sub>L</sub> = 50 p
CIN	Input Capacitance	1 1		5.0	10	1	10	pF	V <sub>CC</sub> = Open	
C <sub>OUT</sub>	Output Capacitance	1 1		6.0				pF	$V_{CC} = 5.0V$	
C <sub>PD</sub>	Power Dissipation Capacitance			87				pF	(Note 5)	

Note 4: Parameter guaranteed by design.  $t_{OSLH} = |t_{PLH} max - t_{PLH} min|$ ;  $t_{OSHL} = |t_{PHL} max - t_{PHL} min|$ .


Note 5:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD}$  \*  $V_{CC}$  \*  $f_{IN}$  +  $I_{CC}$ .


74VHC595

4,	
ດ	
ŝ	
C	
Ť	
>	
4	
7	

## AC Operating Requirements


Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	= 25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	
Symbol	Farameter	(V) Typ Guaranteed Minimum	teed Minimum	Units			
t <sub>S</sub>	Minimum Setup Time	$3.3\pm0.3$		3.5	3.5	ns	
	(SER-SCK)	$5.0\pm0.5$		3.0	3.0	115	
t <sub>S</sub>	Minimum Setup Time	$3.3\pm0.3$		8.0	8.5	ns	
	(SCK-RCK)	$5.0\pm0.5$		5.0	5.0	115	
t <sub>S</sub>	Minimum Setup Time	$3.3\pm0.3$		8.0	9.0		
	(SCLR –RCK)	$5.0\pm0.5$		5.0	5.0	ns	
t <sub>H</sub>	Minimum Hold Time	$3.3\pm0.3$		1.5	1.5	ns	
	(SER-SCK)	$5.0\pm0.5$		2.0	2.0	115	
t <sub>H</sub>	Minimum Hold Time	$3.3\pm0.3$		0.0	0.0	ns	
	(SCK-RCK)	$5.0\pm0.5$		0.0	0.0	115	
t <sub>H</sub>	Minimum Hold Time	$3.3\pm0.3$		0.0	0.0	ns	
	(SCLR –RCK)	$5.0\pm0.5$		0.0	0.0	115	
t <sub>W(L)</sub>	Minimum Pulse Width	$3.3\pm0.3$		5.0	5.0		
	(SCLR)	$5.0\pm0.5$		5.0	5.0	ns	
t <sub>W(L)</sub>	Minimum Pulse Width	$3.3\pm0.3$		5.0	5.0		
t <sub>W(H)</sub>	(SCK)	$5.0\pm0.5$		5.0	5.0	ns	
t <sub>W(L)</sub>	Minimum Pulse Width	$3.3\pm0.3$		5.0	5.0	ns	
t <sub>W</sub> (H)	(RCK)	$5.0\pm0.5$		5.0	5.0	115	
t <sub>rem</sub>	Minimum Removal Time	$3.3\pm0.3$		3.0	3.0	20	
	(SCLR -SCK)	$5.0 \pm 0.5$		2.5	2.5	ns	





www.fairchildsemi.com

8



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

Downloaded from <u>Elcodis.com</u> electronic components distributor