SEMICONDUCTOR®

74VHC00 Quad 2-Input NAND Gate

General Description

The VHC00 is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed: t_{PD} = 3.7ns (typ) at T_A = 25°C
- $\blacksquare \text{ High noise immunity: } V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (min)}$

October 1992

Revised February 2005

- Power down protection is provided on all inputs
- Low noise: V_{OLP} = 0.8V (max)
- \blacksquare Low power dissipation: I_CC = 2 μA (max) at T_A = 25 °C
- Pin and function compatible with 74HC00

Ordering Code:

Order Number	Package Number	Package Description
74VHC00M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC00MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC00SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC00MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC00N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Description

Inputs


Outputs

Logic Symbol


Pin Descriptions

A_n, B_n On

Pin Names



Connection Diagram



Truth Table

Α	в	o
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

© 2005 Fairchild Semiconductor Corporation DS011504

Absolute Maximum Ratings(Note 2)

-0.5V to +7.0V
-0.5V to +7.0V
–0.5V to V _{CC} +0.5V
–20 mA
±20 mA
±25 mA
±50 mA
-65°C to +150°C
260°C

Recommended Operating Conditions (Note 3)

Supply Voltage (V _{CC})	2.0V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	0V to V _{CC}
Operating Temperature (T _{OPR})	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$	0 ns/V ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C} \text{ to }+85^{\circ}\textbf{C}$		Units	Conditions	
	Farameter		Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
VIL	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 – 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4mA$
		4.5	3.94			3.80		v		I _{OH} = -8mA
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	I _{OL} = 50 μA
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μA	$V_{IN} = V_{CC}$	or GND

Noise Characteristics

Symbol	Parameter	V _{cc}	T _A =	25°C	Units	Conditions
Cymbol	i alamotor	(V)	Тур	Limit	onno	Conditions
V _{OLP}	Quiet Output Maximum	5.0	0.3	0.8	V	C _L = 50 pF
(Note 4)	Dynamic V _{OL}					
V _{OLV}	Quiet Output Minimum	5.0	-0.3	-0.8	V	C _L = 50 pF
(Note 4)	Dynamic V _{OL}					
VIHD	Minimum HIGH Level	5.0		3.5	V	C _L = 50 pF
(Note 4)	Dynamic Input Voltage					
VILD	Maximum LOW Level	5.0		1.5	V	C _L = 50 pF
(Note 4)	Dynamic Input Voltage					


Note 4: Parameter guaranteed by design

AC Electrical Characteristics

Symbol	Parameter	V _{cc}	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}$	C to +85°C	Units	Conditions
		(V)	Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation	$\textbf{3.3}\pm\textbf{0.3}$		5.5	7.9	1.0	9.5		C _L = 15 pF
t _{PHL} Delay	Delay			8.0	11.4	1.0	13.0	ns	C _L = 50 pF
		5.0 ± 0.5		3.7	5.5	1.0	6.5		C _L = 15 pF
				5.2	7.5	1.0	8.5	ns	C _L = 50 pF
CIN	Input Capacitance			4	10		10	pF	V _{CC} = Open
CPD	Power Dissipation			19				pF	(Note 5)
	Capacitance								

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/4$ (per gate).

74VHC00



www.fairchildsemi.com

4

