# FAIRCHILD

SEMICONDUCTOR

# 74VHC221A **Dual Non-Retriggerable Monostable Multivibrator**

# **General Description**

The VHC221A is an advanced high speed CMOS Monostable Multivibrator fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken LOW resets the one-shot. The VHC221A can be triggered on the positive transition of the clear while A is held LOW and B is held HIGH. The VHC221A is non-retriggerable, and therefore cannot be retriggered until the output pulse times out. The output pulse width is determined by the equation:

PW = (Rx)(Cx); where PW is in seconds, R is in ohms, and C is in farads.

Limits for R<sub>x</sub> and C<sub>x</sub> are:

External capacitor, Cx: No limit External resistors, R<sub>x</sub>: V<sub>CC</sub>= 2.0V, 5 kΩ min

#### $V_{CC}$ > 3.0V, 1 k $\Omega$ min

An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

April 1994

Revised May 1999

#### Features

- High Speed: t<sub>PD</sub> = 8.1 ns (typ) at V<sub>CC</sub> = 5V
- $\blacksquare$  Low Power Dissipation: I\_{CC} = 4  $\mu A$  (Max) at T\_A = 25  $^{\circ}C$
- Active State:  $I_{CC} = 600 \ \mu A$  (Max) at  $T_A = 25^{\circ}C$
- $\blacksquare High Noise Immunity: V_{NIH} = V_{NIL} = 28\% V_{CC} (min)$
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC221A


Connection Diagram

### **Ordering Code:**

Order Number	Package Number	Package Description
74VHC221AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74VHC221ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC221AMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC221AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Logic Symbol



www.fairchildsemi.com


# **Truth Table**

74VHC221A

Inputs			Out	puts	Function			
Ā	в	CLR	Q	Q	Function			
7	Н	Н	Л	Ъ	Output Enable			
Х	L	Н	L	Н	Inhibit			
Н	Х	Н	L	Н	Inhibit			
L	\	Н	Ъ	5	Output Enable			
L	Н	~	Ч	7	Output Enable			
Х	Х	L	L	Н	Reset			


H = HIGH Voltage Level L = LOW Voltage Level X: Don't Care

## **Block Diagrams**



~ = HIGH-to-LOW Transition

LOW-to-HIGH Transition



**Note A:** Cx, Rx, Dx are external Capacitor, Resistor, and Diode, respectively. **Note B:** External clamping diode, Dx;

External capacitor is charged to  $\rm V_{\rm CC}$  level in the wait state, i.e. when no trigger is applied.

If the supply voltage is turned off, Cx discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and V<sub>CC</sub> drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V<sub>CC</sub> drops slowly, the in rush current is automatically limited and damage to the IC is avoided.


The maximum value of forward current through the parasitic diode is ±20 mA. In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

 $t_f \ge (V_{CC} - 0.7) \text{ Cx/20 mA}$ 


(t\_f is the time between the supply voltage turn off and the supply voltage reaching 0.4  $V_{\mbox{CC}}$ )

In the event a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from rush current.

#### **System Diagram**



www.fairchildsemi.com



#### **Functional Description**

1. Stand-by State

The external capacitor (Cx) is fully charged to V<sub>CC</sub> in the Stand-by State. That means, before triggering, the  $Q_P$  and  $Q_N$  transistors which are connected to the Rx/Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

2. Trigger Operation

Trigger operation is effective in any of the following three cases. First, the condition where the  $\overline{A}$  input is LOW, and B input has a rising signal; second, where the B input is HIGH, and the A input has a falling signal; and third, where the  $\overline{A}$  input is LOW and the B input is HIGH, and the CLR input has a rising signal.

After a trigger becomes effective, comparators C1 and C2 start operating, and  $Q_N$  is turned on. The external capacitor discharges through  $Q_N$ . The voltage level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage  $V_{ref}L$ , the output of C1 becomes LOW. The flip-flop is then reset and  $Q_N$  turns off. At that moment C1 stops but C2 continues operating.

After  ${\rm Q}_{\rm N}$  turns off, the voltage at the Rx/Cx node starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

Upon triggering, output Q becomes HIGH, following some delay time of the internal F/F and gates. It stays HIGH even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage V<sub>ref</sub>H, the output of C2 becomes LOW, the output Q goes LOW and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx node reaches V<sub>ref</sub>H, the IC returns to its MONOSTABLE state.

With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse,  $t_W$  (OUT), is as follows:

 $t_W (OUT) = 1.0 Cx Rx$ 

3. Reset Operation

3

In normal operation, the  $\overline{\text{CLR}}$  input is held HIGH. If  $\overline{\text{CLR}}$  is LOW, a trigger has no affect because the Q output is held LOW and the trigger control F/F is reset. Also, Q<sub>p</sub> turns on and Cx is charged rapidly to V<sub>CC</sub>.

This means if  $\overline{\text{CLR}}$  is set LOW, the IC goes into a wait state.

74VHC221A

## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (VIN)	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to V_CC +0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	–65°C to 150°C
Lead Temperature (T <sub>L</sub> )	
Soldering, 10 seconds	260°C

# Recommended Operating Conditions (Note 2)

( )	
Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature	
(T <sub>opr</sub> )	$-40^{\circ}$ to $+85^{\circ}C$
Input Rise and Fall Time	
(t <sub>r</sub> , t <sub>f</sub> ) (CLR only)	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V
External Capacitor - Cx	No Limitation (Note 3) F
External Resistor - Rx	$>5$ k $\Omega$ (Note 3) (V <sub>CC</sub> = 2.0V)
	>1 k $\Omega$ (Note 3) (V <sub>CC</sub> > 3.0V)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommended operation outside data book specifications.

Note 2: Unused inputs must be used HIGH or LOW. They may not float. Note 3: The maximum allowable values of Cx and Rx are a function of the leakage of capacitor Cx, the leakage of the device, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for Rx> 1 M $\Omega$ .


Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C			$T_A = -40^\circ$ to $85^\circ$ C		Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V <sub>IH</sub>	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>		l	0.7 V <sub>CC</sub>	ļ	v		
VIL	LOW Level	2.0			0.50		0.50	V	1	
	Input Voltage	3.0 - 5.5	ł		0.3 V <sub>CC</sub>	Ì	0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0	ļ	2.9	ļ	V	or V <sub>IL</sub>	
		4.5	4.4	4.5	I	4.4	ļ	1		
		3.0	2.58			2.48		V	1	$I_{OH} = -4 \text{ mA}$
		4.5	3.94		ļ	3.80	ļ	v		$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level	2.0	l	0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	3.0	1	0.0	0.1	l I	0.1	Í	or V <sub>IL</sub>	
		4.5	ł	0.0	0.1	1	0.1	V		
		3.0	l		0.36		0.44	i i		$I_{OL} = 4 \text{ mA}$
		4.5	ł		0.36	1	0.44	i i		$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1	[	±1.0	μΑ	V <sub>IN</sub> = 5.5V	/ or GND
I <sub>IN</sub>	Rx/Cx Terminal	5.5			±0.25	[	±2.50	μΑ	$V_{IN} = V_{CC}$ or GND	
	Off-State Current		l		l	1	ļ	1		
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0	[	40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	
I <sub>CC</sub>	Active—State (Note 4)	3.0		160	250	[	280		V <sub>IN</sub> = V <sub>CC</sub> or GND	
	Supply Current	4.5	1	380	500	l I	650	μΑ	$Rx/Cx = 0.5 V_{CC}$	
		5.5	ł	560	750	1	975	1		


# **DC Electrical Characteristics**


www.fairchildsemi.com

0 male al	Desemator	V <sub>cc</sub>		T <sub>A</sub> = 25°C		$T_A = -40^\circ$	C to +85°C	Unite	Condition	lana
Symbol	Parameter	(Ÿ)	Min	Тур	Max	Min	Max	Units	Condi	lions
t <sub>PLH</sub>	Propagation Delay Time	$3.3\pm 0.3$		13.4	20.6	1.0	24.0	ns	$C_L = 15 \text{ pF}$	
t <sub>PHL</sub>	(A, B–Q, Q)			15.9	24.1	1.0	27.5		$C_L = 50 \text{ pF}$	
		$5.0\pm0.5$		8.1	12.0	1.0	14.0		C <sub>L</sub> = 15 pF	
				9.6	14.0	1.0	16.0	ns	$C_L = 50 \text{ pF}$	
PLH	Propagation Delay Time	$3.3\pm 0.3$		14.5	22.4	1.0	26.0		C <sub>L</sub> = 15 pF	
t <sub>PHL</sub>	(CLR Trigger—Q, Q)			17.0	25.9	1.0	29.5	ns	$C_L = 50 \text{ pF}$	
		$5.0\pm0.5$		8.7	12.9	1.0	15.0		C <sub>L</sub> = 15 pF	
				10.2	14.9	1.0	17.0	ns	$C_{L} = 50  pF$	
<sup>t</sup> PLH	Propagation Delay Time	$\textbf{3.3}\pm\textbf{0.3}$		10.3	15.8	1.0	18.5		C <sub>L</sub> = 15 pF	
PHL	$(CLR-Q, \overline{Q})$			12.8	19.3	1.0	22.0	ns	C <sub>L</sub> = 50 pF	
	(*****	$5.0 \pm 0.5$		6.3	9.4	1.0	11.0		C <sub>L</sub> = 15 pF	
				7.8	11.4	1.0	13.0	ns	$C_L = 50 \text{ pF}$	
WOUT	Output Pulse Width	2.0		415		-				C <sub>X</sub> = 28 pF
0001		$3.3 \pm 0.3$		345				ns	C <sub>L</sub> = 50 pF F	
		$5.0 \pm 0.5$		312						~ -
		$3.3\pm0.3$		160	240		300		$C_{L} = 50  pF  C$	Tq 82 = X
		5.0 ± 0.5		133	200		240	ns		$dx = 2 k\Omega$
		$3.3 \pm 0.3$	90	100	110	90	110		$C_1 = 50  pF  C$	
		$5.0 \pm 0.5$	90	100	110	90	110	μs		$Rx = 10 k\Omega$
		3.3 ± 0.3	0.9	1.0	1.1	0.9	1.1		$C_{L} = 50 \text{ pF}$ C	
		$5.0 \pm 0.5$	0.9	1.0	1.1	0.9	1.1	ms		$x = 10 k\Omega$
∆t <sub>wOUT</sub>	Output Pulse Width Error			-						-
woor	Between Circuits	•		±1				%		
	(In same Package)									
C <sub>IN</sub>	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open	
C <sub>PD</sub>	Power Dissipation			73				pF	(Note 5)	
	Capacitance								l'	
I <sub>CC</sub> (opr.) I <sub>CC</sub> <sup>1</sup> : Acti Duty: % Note 6: Ref	urrent can be obtained by the e = $C_{PD}^{+}V_{CC}^{+}f_{H+} I_{CC}^{-1}^{+}Duty/100}$ ve Supply Current ier to 74VHC221A Timing Char <b>perating Requi</b>	+ I <sub>CC</sub> /2 (per C t.								
Symbol	Parameter		V <sub>cc</sub>	V <sub>CC</sub> T <sub>A</sub> =		-		A = −40°C to +85°C		Units
			(V)	Mir		Тур	Max	Min	Max	
	Minimum Trigger		3.3	5.0				5.0		ns
t <sub>W</sub> (L)			5.0	5.0				5.0		-
t <sub>W</sub> (H)	Pulse Width				5.0 5.0					
	Pulse Width Minimum Clear Pulse Width		3.3 5.0	5.0 5.0				5.0 5.0		ns

74VHC221 A








www.fairchildsemi.com

8



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.